Skip to content

Commit f8c54d4

Browse files
fixup! simplify getMinimumVLForUser
1 parent 4666a7f commit f8c54d4

File tree

2 files changed

+2
-6
lines changed

2 files changed

+2
-6
lines changed

llvm/lib/Target/RISCV/RISCVVLOptimizer.cpp

Lines changed: 1 addition & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1079,11 +1079,7 @@ RISCVVLOptimizer::getMinimumVLForUser(MachineOperand &UserOp) {
10791079
"Expect LMUL 1 register class for vector as scalar operands!");
10801080
LLVM_DEBUG(dbgs() << " Used this operand as a scalar operand\n");
10811081

1082-
unsigned VLOpNum = RISCVII::getVLOpNum(Desc);
1083-
const MachineOperand &VLOp = UserMI.getOperand(VLOpNum);
1084-
return VLOp.isReg() || (VLOp.isImm() && VLOp.getImm() != 0)
1085-
? MachineOperand::CreateImm(1)
1086-
: VLOp;
1082+
return MachineOperand::CreateImm(1);
10871083
}
10881084

10891085
unsigned VLOpNum = RISCVII::getVLOpNum(Desc);

llvm/test/CodeGen/RISCV/rvv/vl-opt-op-info.mir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1160,7 +1160,7 @@ name: vred_both_vl0
11601160
body: |
11611161
bb.0:
11621162
; CHECK-LABEL: name: vred_both_vl0
1163-
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 0, 3 /* e8 */, 0 /* tu, mu */
1163+
; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
11641164
; CHECK-NEXT: %y:vr = PseudoVREDSUM_VS_M1_E8 $noreg, $noreg, %x, 0, 3 /* e8 */, 0 /* tu, mu */
11651165
; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %x, $noreg, 0, 3 /* e8 */, 0 /* tu, mu */
11661166
%x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0

0 commit comments

Comments
 (0)