Skip to content

Commit f98a828

Browse files
committed
fixup! clang-format
1 parent 868efa3 commit f98a828

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -720,7 +720,8 @@ bool RISCVLegalizerInfo::legalizeBRJT(MachineInstr &MI,
720720
// For PIC, the sequence is:
721721
// BRIND(load(Jumptable + index) + RelocBase)
722722
// RelocBase can be JumpTable, GOT or some sort of global base.
723-
unsigned LoadOpc = STI.is64Bit() ? TargetOpcode::G_SEXTLOAD : TargetOpcode::G_LOAD;
723+
unsigned LoadOpc =
724+
STI.is64Bit() ? TargetOpcode::G_SEXTLOAD : TargetOpcode::G_LOAD;
724725
auto Load = MIRBuilder.buildLoadInstr(LoadOpc, IndexTy, Addr, *MMO);
725726
TargetReg = MIRBuilder.buildPtrAdd(PtrTy, PtrReg, Load).getReg(0);
726727
break;

0 commit comments

Comments
 (0)