File tree Expand file tree Collapse file tree 1 file changed +7
-0
lines changed
llvm/include/llvm/CodeGen Expand file tree Collapse file tree 1 file changed +7
-0
lines changed Original file line number Diff line number Diff line change @@ -45,6 +45,13 @@ class TargetSchedModel {
4545
4646 unsigned computeInstrLatency (const MCSchedClassDesc &SCDesc) const ;
4747
48+ // EnableSchedModel and EnableSchedItins are used to control whether or not to
49+ // use the Target's {SchedMachineModel, InstrItins} for hardware infor based
50+ // Scheduling decisions. If both are enabled, as is the default, preference
51+ // will be given to one based on the API implementation. By disabling one, we
52+ // can force preference of the other. By disabling both, we will throw away
53+ // any target specific hardware details for scheduling decisions, and fall
54+ // into things that provide generic info such as defaultDefLatency.
4855 bool EnableSchedModel = true ;
4956 bool EnableSchedItins = true ;
5057
You can’t perform that action at this time.
0 commit comments