Skip to content

Commit fcae1ba

Browse files
committed
[ARM] Use -cost-kind=all for cast and active_lane_mask tests. NFC
1 parent e044cc5 commit fcae1ba

File tree

3 files changed

+3592
-6523
lines changed

3 files changed

+3592
-6523
lines changed
Lines changed: 14 additions & 27 deletions
Original file line numberDiff line numberDiff line change
@@ -1,21 +1,21 @@
11
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py
2-
; RUN: opt < %s -passes="print<cost-model>" 2>&1 -disable-output -mtriple=thumbv8m.main-none-eabi | FileCheck %s
2+
; RUN: opt < %s -passes="print<cost-model>" -cost-kind=all 2>&1 -disable-output -mtriple=thumbv8m.main-none-eabi | FileCheck %s
33

44
define void @get_lane_mask() {
55
; CHECK-LABEL: 'get_lane_mask'
6-
; CHECK-NEXT: Cost Model: Found an estimated cost of 176 for instruction: %mask_v16i1_i64 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i64(i64 undef, i64 undef)
7-
; CHECK-NEXT: Cost Model: Found an estimated cost of 88 for instruction: %mask_v8i1_i64 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i64(i64 undef, i64 undef)
8-
; CHECK-NEXT: Cost Model: Found an estimated cost of 44 for instruction: %mask_v4i1_i64 = call <4 x i1> @llvm.get.active.lane.mask.v4i1.i64(i64 undef, i64 undef)
9-
; CHECK-NEXT: Cost Model: Found an estimated cost of 22 for instruction: %mask_v2i1_i64 = call <2 x i1> @llvm.get.active.lane.mask.v2i1.i64(i64 undef, i64 undef)
10-
; CHECK-NEXT: Cost Model: Found an estimated cost of 96 for instruction: %mask_v16i1_i32 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i32(i32 undef, i32 undef)
11-
; CHECK-NEXT: Cost Model: Found an estimated cost of 48 for instruction: %mask_v8i1_i32 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i32(i32 undef, i32 undef)
12-
; CHECK-NEXT: Cost Model: Found an estimated cost of 24 for instruction: %mask_v4i1_i32 = call <4 x i1> @llvm.get.active.lane.mask.v4i1.i32(i32 undef, i32 undef)
13-
; CHECK-NEXT: Cost Model: Found an estimated cost of 12 for instruction: %mask_v2i1_i32 = call <2 x i1> @llvm.get.active.lane.mask.v2i1.i32(i32 undef, i32 undef)
14-
; CHECK-NEXT: Cost Model: Found an estimated cost of 96 for instruction: %mask_v16i1_i16 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i16(i16 undef, i16 undef)
15-
; CHECK-NEXT: Cost Model: Found an estimated cost of 48 for instruction: %mask_v8i1_i16 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i16(i16 undef, i16 undef)
16-
; CHECK-NEXT: Cost Model: Found an estimated cost of 24 for instruction: %mask_v4i1_i16 = call <4 x i1> @llvm.get.active.lane.mask.v4i1.i16(i16 undef, i16 undef)
17-
; CHECK-NEXT: Cost Model: Found an estimated cost of 12 for instruction: %mask_v2i1_i16 = call <2 x i1> @llvm.get.active.lane.mask.v2i1.i16(i16 undef, i16 undef)
18-
; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: ret void
6+
; CHECK-NEXT: Cost Model: Found costs of RThru:176 CodeSize:192 Lat:176 SizeLat:176 for: %mask_v16i1_i64 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i64(i64 undef, i64 undef)
7+
; CHECK-NEXT: Cost Model: Found costs of RThru:88 CodeSize:96 Lat:88 SizeLat:88 for: %mask_v8i1_i64 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i64(i64 undef, i64 undef)
8+
; CHECK-NEXT: Cost Model: Found costs of RThru:44 CodeSize:48 Lat:44 SizeLat:44 for: %mask_v4i1_i64 = call <4 x i1> @llvm.get.active.lane.mask.v4i1.i64(i64 undef, i64 undef)
9+
; CHECK-NEXT: Cost Model: Found costs of RThru:22 CodeSize:24 Lat:22 SizeLat:22 for: %mask_v2i1_i64 = call <2 x i1> @llvm.get.active.lane.mask.v2i1.i64(i64 undef, i64 undef)
10+
; CHECK-NEXT: Cost Model: Found costs of RThru:96 CodeSize:112 Lat:96 SizeLat:96 for: %mask_v16i1_i32 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i32(i32 undef, i32 undef)
11+
; CHECK-NEXT: Cost Model: Found costs of RThru:48 CodeSize:56 Lat:48 SizeLat:48 for: %mask_v8i1_i32 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i32(i32 undef, i32 undef)
12+
; CHECK-NEXT: Cost Model: Found costs of RThru:24 CodeSize:28 Lat:24 SizeLat:24 for: %mask_v4i1_i32 = call <4 x i1> @llvm.get.active.lane.mask.v4i1.i32(i32 undef, i32 undef)
13+
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:14 Lat:12 SizeLat:12 for: %mask_v2i1_i32 = call <2 x i1> @llvm.get.active.lane.mask.v2i1.i32(i32 undef, i32 undef)
14+
; CHECK-NEXT: Cost Model: Found costs of RThru:96 CodeSize:112 Lat:96 SizeLat:96 for: %mask_v16i1_i16 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i16(i16 undef, i16 undef)
15+
; CHECK-NEXT: Cost Model: Found costs of RThru:48 CodeSize:56 Lat:48 SizeLat:48 for: %mask_v8i1_i16 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i16(i16 undef, i16 undef)
16+
; CHECK-NEXT: Cost Model: Found costs of RThru:24 CodeSize:28 Lat:24 SizeLat:24 for: %mask_v4i1_i16 = call <4 x i1> @llvm.get.active.lane.mask.v4i1.i16(i16 undef, i16 undef)
17+
; CHECK-NEXT: Cost Model: Found costs of RThru:12 CodeSize:14 Lat:12 SizeLat:12 for: %mask_v2i1_i16 = call <2 x i1> @llvm.get.active.lane.mask.v2i1.i16(i16 undef, i16 undef)
18+
; CHECK-NEXT: Cost Model: Found costs of 1 for: ret void
1919
;
2020
%mask_v16i1_i64 = call <16 x i1> @llvm.get.active.lane.mask.v16i1.i64(i64 undef, i64 undef)
2121
%mask_v8i1_i64 = call <8 x i1> @llvm.get.active.lane.mask.v8i1.i64(i64 undef, i64 undef)
@@ -34,16 +34,3 @@ define void @get_lane_mask() {
3434

3535
ret void
3636
}
37-
38-
declare <16 x i1> @llvm.get.active.lane.mask.v16i1.i64(i64, i64)
39-
declare <8 x i1> @llvm.get.active.lane.mask.v8i1.i64(i64, i64)
40-
declare <4 x i1> @llvm.get.active.lane.mask.v4i1.i64(i64, i64)
41-
declare <2 x i1> @llvm.get.active.lane.mask.v2i1.i64(i64, i64)
42-
declare <16 x i1> @llvm.get.active.lane.mask.v16i1.i32(i32, i32)
43-
declare <8 x i1> @llvm.get.active.lane.mask.v8i1.i32(i32, i32)
44-
declare <4 x i1> @llvm.get.active.lane.mask.v4i1.i32(i32, i32)
45-
declare <2 x i1> @llvm.get.active.lane.mask.v2i1.i32(i32, i32)
46-
declare <16 x i1> @llvm.get.active.lane.mask.v16i1.i16(i16, i16)
47-
declare <8 x i1> @llvm.get.active.lane.mask.v8i1.i16(i16, i16)
48-
declare <4 x i1> @llvm.get.active.lane.mask.v4i1.i16(i16, i16)
49-
declare <2 x i1> @llvm.get.active.lane.mask.v2i1.i16(i16, i16)

0 commit comments

Comments
 (0)