@@ -2049,7 +2049,6 @@ llvm_target_lib_list = [lib for lib in [
20492049 ("-gen-compress-inst-emitter" , "lib/Target/RISCV/RISCVGenCompressInstEmitter.inc" ),
20502050 ("-gen-dag-isel" , "lib/Target/RISCV/RISCVGenDAGISel.inc" ),
20512051 ("-gen-disassembler" , "lib/Target/RISCV/RISCVGenDisassemblerTables.inc" ),
2052- ("-gen-global-isel" , "lib/Target/RISCV/RISCVGenGlobalISel.inc" ),
20532052 ("-gen-instr-info" , "lib/Target/RISCV/RISCVGenInstrInfo.inc" ),
20542053 ("-gen-emitter" , "lib/Target/RISCV/RISCVGenMCCodeEmitter.inc" ),
20552054 ("-gen-pseudo-lowering" , "lib/Target/RISCV/RISCVGenMCPseudoLowering.inc" ),
@@ -2190,6 +2189,7 @@ gentbl(
21902189 name = "riscv_isel_target_gen" ,
21912190 strip_include_prefix = "lib/Target/RISCV" ,
21922191 tbl_outs = [
2192+ ("-gen-global-isel" , "lib/Target/RISCV/RISCVGenGlobalISel.inc" ),
21932193 ("-gen-global-isel-combiner -combiners=RISCVO0PreLegalizerCombiner" , "lib/Target/RISCV/RISCVGenO0PreLegalizeGICombiner.inc" ),
21942194 ("-gen-global-isel-combiner -combiners=RISCVPreLegalizerCombiner" , "lib/Target/RISCV/RISCVGenPreLegalizeGICombiner.inc" ),
21952195 ],
0 commit comments