We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9712ec4 commit fd797b3Copy full SHA for fd797b3
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
@@ -1204,10 +1204,8 @@ unsigned RISCVInstrInfo::insertBranch(
1204
1205
// Either a one or two-way conditional branch.
1206
auto CC = static_cast<RISCVCC::CondCode>(Cond[0].getImm());
1207
- MachineInstr &CondMI = *BuildMI(&MBB, DL, getBrCond(CC))
1208
- .add(Cond[1])
1209
- .add(Cond[2])
1210
- .addMBB(TBB);
+ MachineInstr &CondMI =
+ *BuildMI(&MBB, DL, getBrCond(CC)).add(Cond[1]).add(Cond[2]).addMBB(TBB);
1211
if (BytesAdded)
1212
*BytesAdded += getInstSizeInBytes(CondMI);
1213
0 commit comments