@@ -564,63 +564,54 @@ PreservedAnalyses RootSignatureAnalysisPrinter::run(Module &M,
564
564
continue ;
565
565
const auto &RS = It->second ;
566
566
OS << " Definition for '" << F.getName () << " ':\n " ;
567
-
568
567
// start root signature header
569
- OS << " Flags: " << format_hex (RS.Flags , 8 ) << " \n " ;
570
- OS << " Version: " << RS.Version << " \n " ;
571
- OS << " RootParametersOffset: " << RS.RootParameterOffset << " \n " ;
572
- OS << " NumParameters: " << RS.ParametersContainer .size () << " \n " ;
568
+ OS << " Flags: " << format_hex (RS.Flags , 8 ) << " \n "
569
+ << " Version: " << RS.Version << " \n "
570
+ << " RootParametersOffset: " << RS.RootParameterOffset << " \n "
571
+ << " NumParameters: " << RS.ParametersContainer .size () << " \n " ;
573
572
for (size_t I = 0 ; I < RS.ParametersContainer .size (); I++) {
574
573
const auto &[Type, Loc] =
575
574
RS.ParametersContainer .getTypeAndLocForParameter (I);
576
575
const dxbc::RTS0::v1::RootParameterHeader Header =
577
576
RS.ParametersContainer .getHeader (I);
578
577
579
- OS << " - Parameter Type: " << Type << " \n " ;
580
- OS << indent (2 ) << " Shader Visibility: " << Header.ShaderVisibility
581
- << " \n " ;
578
+ OS << " - Parameter Type: " << Type << " \n "
579
+ << " Shader Visibility: " << Header.ShaderVisibility << " \n " ;
582
580
583
581
switch (Type) {
584
582
case llvm::to_underlying (dxbc::RootParameterType::Constants32Bit): {
585
583
const dxbc::RTS0::v1::RootConstants &Constants =
586
584
RS.ParametersContainer .getConstant (Loc);
587
- OS << indent (2 ) << " Register Space: " << Constants.RegisterSpace
588
- << " \n " ;
589
- OS << indent (2 ) << " Shader Register: " << Constants.ShaderRegister
590
- << " \n " ;
591
- OS << indent (2 ) << " Num 32 Bit Values: " << Constants.Num32BitValues
592
- << " \n " ;
585
+ OS << " Register Space: " << Constants.RegisterSpace << " \n "
586
+ << " Shader Register: " << Constants.ShaderRegister << " \n "
587
+ << " Num 32 Bit Values: " << Constants.Num32BitValues << " \n " ;
593
588
break ;
594
589
}
595
590
case llvm::to_underlying (dxbc::RootParameterType::CBV):
596
591
case llvm::to_underlying (dxbc::RootParameterType::UAV):
597
592
case llvm::to_underlying (dxbc::RootParameterType::SRV): {
598
593
const dxbc::RTS0::v2::RootDescriptor &Descriptor =
599
594
RS.ParametersContainer .getRootDescriptor (Loc);
600
- OS << indent (2 ) << " Register Space: " << Descriptor.RegisterSpace
601
- << " \n " ;
602
- OS << indent (2 ) << " Shader Register: " << Descriptor.ShaderRegister
603
- << " \n " ;
595
+ OS << " Register Space: " << Descriptor.RegisterSpace << " \n "
596
+ << " Shader Register: " << Descriptor.ShaderRegister << " \n " ;
604
597
if (RS.Version > 1 )
605
- OS << indent ( 2 ) << " Flags: " << Descriptor.Flags << " \n " ;
598
+ OS << " Flags: " << Descriptor.Flags << " \n " ;
606
599
break ;
607
600
}
608
601
case llvm::to_underlying (dxbc::RootParameterType::DescriptorTable): {
609
602
const mcdxbc::DescriptorTable &Table =
610
603
RS.ParametersContainer .getDescriptorTable (Loc);
611
- OS << indent ( 2 ) << " NumRanges: " << Table.Ranges .size () << " \n " ;
604
+ OS << " NumRanges: " << Table.Ranges .size () << " \n " ;
612
605
613
606
for (const dxbc::RTS0::v2::DescriptorRange Range : Table) {
614
- OS << indent (2 ) << " - Range Type: " << Range.RangeType << " \n " ;
615
- OS << indent (4 ) << " Register Space: " << Range.RegisterSpace << " \n " ;
616
- OS << indent (4 )
617
- << " Base Shader Register: " << Range.BaseShaderRegister << " \n " ;
618
- OS << indent (4 ) << " Num Descriptors: " << Range.NumDescriptors
619
- << " \n " ;
620
- OS << indent (4 ) << " Offset In Descriptors From Table Start: "
607
+ OS << " - Range Type: " << Range.RangeType << " \n "
608
+ << " Register Space: " << Range.RegisterSpace << " \n "
609
+ << " Base Shader Register: " << Range.BaseShaderRegister << " \n "
610
+ << " Num Descriptors: " << Range.NumDescriptors << " \n "
611
+ << " Offset In Descriptors From Table Start: "
621
612
<< Range.OffsetInDescriptorsFromTableStart << " \n " ;
622
613
if (RS.Version > 1 )
623
- OS << indent ( 4 ) << " Flags: " << Range.Flags << " \n " ;
614
+ OS << " Flags: " << Range.Flags << " \n " ;
624
615
}
625
616
break ;
626
617
}
0 commit comments