-
Notifications
You must be signed in to change notification settings - Fork 15.2k
[MC] Use a variant to hold MCCFIInstruction state (NFC) #164720
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
This stack of pull requests is managed by Graphite. Learn more about stacking. |
|
@llvm/pr-subscribers-llvm-mc Author: Scott Linder (slinder1) ChangesAMDGPU requires more complex CFI rules, normally these would be Full diff: https://github.com/llvm/llvm-project/pull/164720.diff 1 Files Affected:
diff --git a/llvm/include/llvm/MC/MCDwarf.h b/llvm/include/llvm/MC/MCDwarf.h
index 9944a9a92ab1f..640d2eeb68d61 100644
--- a/llvm/include/llvm/MC/MCDwarf.h
+++ b/llvm/include/llvm/MC/MCDwarf.h
@@ -29,6 +29,7 @@
#include <optional>
#include <string>
#include <utility>
+#include <variant>
#include <vector>
namespace llvm {
@@ -531,67 +532,47 @@ class MCCFIInstruction {
OpValOffset,
};
+ // Held in ExtraFields for most common OpTypes, exceptions follow.
+ struct CommonFields {
+ unsigned Register = std::numeric_limits<unsigned>::max();
+ int64_t Offset = 0;
+ unsigned Register2 = std::numeric_limits<unsigned>::max();
+ unsigned AddressSpace = 0;
+ };
+ // Held in ExtraFields when OpEscape.
+ struct EscapeFields {
+ std::vector<char> Values;
+ std::string Comment;
+ };
+ // Held in ExtraFields when OpLabel.
+ struct LabelFields {
+ MCSymbol *CfiLabel = nullptr;
+ };
+
private:
MCSymbol *Label;
- union {
- struct {
- unsigned Register;
- int64_t Offset;
- } RI;
- struct {
- unsigned Register;
- int64_t Offset;
- unsigned AddressSpace;
- } RIA;
- struct {
- unsigned Register;
- unsigned Register2;
- } RR;
- MCSymbol *CfiLabel;
- } U;
+ std::variant<CommonFields, EscapeFields, LabelFields> ExtraFields;
OpType Operation;
SMLoc Loc;
- std::vector<char> Values;
- std::string Comment;
- MCCFIInstruction(OpType Op, MCSymbol *L, unsigned R, int64_t O, SMLoc Loc,
- StringRef V = "", StringRef Comment = "")
- : Label(L), Operation(Op), Loc(Loc), Values(V.begin(), V.end()),
- Comment(Comment) {
- assert(Op != OpRegister && Op != OpLLVMDefAspaceCfa);
- U.RI = {R, O};
- }
- MCCFIInstruction(OpType Op, MCSymbol *L, unsigned R1, unsigned R2, SMLoc Loc)
- : Label(L), Operation(Op), Loc(Loc) {
- assert(Op == OpRegister);
- U.RR = {R1, R2};
- }
- MCCFIInstruction(OpType Op, MCSymbol *L, unsigned R, int64_t O, unsigned AS,
- SMLoc Loc)
- : Label(L), Operation(Op), Loc(Loc) {
- assert(Op == OpLLVMDefAspaceCfa);
- U.RIA = {R, O, AS};
- }
-
- MCCFIInstruction(OpType Op, MCSymbol *L, MCSymbol *CfiLabel, SMLoc Loc)
- : Label(L), Operation(Op), Loc(Loc) {
- assert(Op == OpLabel);
- U.CfiLabel = CfiLabel;
- }
+ template <class FieldsType>
+ MCCFIInstruction(OpType Op, MCSymbol *L, FieldsType &&EF, SMLoc Loc)
+ : Label(L), ExtraFields(std::forward<FieldsType>(EF)), Operation(Op),
+ Loc(Loc) {}
public:
/// .cfi_def_cfa defines a rule for computing CFA as: take address from
/// Register and add Offset to it.
static MCCFIInstruction cfiDefCfa(MCSymbol *L, unsigned Register,
int64_t Offset, SMLoc Loc = {}) {
- return MCCFIInstruction(OpDefCfa, L, Register, Offset, Loc);
+ return {OpDefCfa, L, CommonFields{Register, Offset}, Loc};
}
/// .cfi_def_cfa_register modifies a rule for computing CFA. From now
/// on Register will be used instead of the old one. Offset remains the same.
static MCCFIInstruction createDefCfaRegister(MCSymbol *L, unsigned Register,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpDefCfaRegister, L, Register, INT64_C(0), Loc);
+ return {OpDefCfaRegister, L, CommonFields{Register}, Loc};
}
/// .cfi_def_cfa_offset modifies a rule for computing CFA. Register
@@ -599,7 +580,7 @@ class MCCFIInstruction {
/// that will be added to a defined register to the compute CFA address.
static MCCFIInstruction cfiDefCfaOffset(MCSymbol *L, int64_t Offset,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpDefCfaOffset, L, 0, Offset, Loc);
+ return {OpDefCfaOffset, L, CommonFields{0, Offset}, Loc};
}
/// .cfi_adjust_cfa_offset Same as .cfi_def_cfa_offset, but
@@ -607,7 +588,7 @@ class MCCFIInstruction {
/// offset.
static MCCFIInstruction createAdjustCfaOffset(MCSymbol *L, int64_t Adjustment,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpAdjustCfaOffset, L, 0, Adjustment, Loc);
+ return {OpAdjustCfaOffset, L, CommonFields{0, Adjustment}, Loc};
}
// FIXME: Update the remaining docs to use the new proposal wording.
@@ -618,15 +599,15 @@ class MCCFIInstruction {
int64_t Offset,
unsigned AddressSpace,
SMLoc Loc) {
- return MCCFIInstruction(OpLLVMDefAspaceCfa, L, Register, Offset,
- AddressSpace, Loc);
+ return {OpLLVMDefAspaceCfa, L,
+ CommonFields{Register, Offset, 0, AddressSpace}, Loc};
}
/// .cfi_offset Previous value of Register is saved at offset Offset
/// from CFA.
static MCCFIInstruction createOffset(MCSymbol *L, unsigned Register,
int64_t Offset, SMLoc Loc = {}) {
- return MCCFIInstruction(OpOffset, L, Register, Offset, Loc);
+ return {OpOffset, L, CommonFields{Register, Offset}, Loc};
}
/// .cfi_rel_offset Previous value of Register is saved at offset
@@ -634,30 +615,30 @@ class MCCFIInstruction {
/// using the known displacement of the CFA register from the CFA.
static MCCFIInstruction createRelOffset(MCSymbol *L, unsigned Register,
int64_t Offset, SMLoc Loc = {}) {
- return MCCFIInstruction(OpRelOffset, L, Register, Offset, Loc);
+ return {OpRelOffset, L, CommonFields{Register, Offset}, Loc};
}
/// .cfi_register Previous value of Register1 is saved in
/// register Register2.
static MCCFIInstruction createRegister(MCSymbol *L, unsigned Register1,
unsigned Register2, SMLoc Loc = {}) {
- return MCCFIInstruction(OpRegister, L, Register1, Register2, Loc);
+ return {OpRegister, L, CommonFields{Register1, 0, Register2}, Loc};
}
/// .cfi_window_save SPARC register window is saved.
static MCCFIInstruction createWindowSave(MCSymbol *L, SMLoc Loc = {}) {
- return MCCFIInstruction(OpWindowSave, L, 0, INT64_C(0), Loc);
+ return {OpWindowSave, L, CommonFields{}, Loc};
}
/// .cfi_negate_ra_state AArch64 negate RA state.
static MCCFIInstruction createNegateRAState(MCSymbol *L, SMLoc Loc = {}) {
- return MCCFIInstruction(OpNegateRAState, L, 0, INT64_C(0), Loc);
+ return {OpNegateRAState, L, CommonFields{}, Loc};
}
/// .cfi_negate_ra_state_with_pc AArch64 negate RA state with PC.
static MCCFIInstruction createNegateRAStateWithPC(MCSymbol *L,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpNegateRAStateWithPC, L, 0, INT64_C(0), Loc);
+ return {OpNegateRAStateWithPC, L, CommonFields{}, Loc};
}
/// .cfi_restore says that the rule for Register is now the same as it
@@ -665,104 +646,106 @@ class MCCFIInstruction {
/// by .cfi_startproc were executed.
static MCCFIInstruction createRestore(MCSymbol *L, unsigned Register,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpRestore, L, Register, INT64_C(0), Loc);
+ return {OpRestore, L, CommonFields{Register}, Loc};
}
/// .cfi_undefined From now on the previous value of Register can't be
/// restored anymore.
static MCCFIInstruction createUndefined(MCSymbol *L, unsigned Register,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpUndefined, L, Register, INT64_C(0), Loc);
+ return {OpUndefined, L, CommonFields{Register}, Loc};
}
/// .cfi_same_value Current value of Register is the same as in the
/// previous frame. I.e., no restoration is needed.
static MCCFIInstruction createSameValue(MCSymbol *L, unsigned Register,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpSameValue, L, Register, INT64_C(0), Loc);
+ return {OpSameValue, L, CommonFields{Register}, Loc};
}
/// .cfi_remember_state Save all current rules for all registers.
static MCCFIInstruction createRememberState(MCSymbol *L, SMLoc Loc = {}) {
- return MCCFIInstruction(OpRememberState, L, 0, INT64_C(0), Loc);
+ return {OpRememberState, L, CommonFields{}, Loc};
}
/// .cfi_restore_state Restore the previously saved state.
static MCCFIInstruction createRestoreState(MCSymbol *L, SMLoc Loc = {}) {
- return MCCFIInstruction(OpRestoreState, L, 0, INT64_C(0), Loc);
+ return {OpRestoreState, L, CommonFields{}, Loc};
}
/// .cfi_escape Allows the user to add arbitrary bytes to the unwind
/// info.
static MCCFIInstruction createEscape(MCSymbol *L, StringRef Vals,
SMLoc Loc = {}, StringRef Comment = "") {
- return MCCFIInstruction(OpEscape, L, 0, 0, Loc, Vals, Comment);
+ return {OpEscape, L,
+ EscapeFields{std::vector<char>(Vals.begin(), Vals.end()),
+ Comment.str()},
+ Loc};
}
/// A special wrapper for .cfi_escape that indicates GNU_ARGS_SIZE
static MCCFIInstruction createGnuArgsSize(MCSymbol *L, int64_t Size,
SMLoc Loc = {}) {
- return MCCFIInstruction(OpGnuArgsSize, L, 0, Size, Loc);
+ return {OpGnuArgsSize, L, CommonFields{0, Size}, Loc};
}
static MCCFIInstruction createLabel(MCSymbol *L, MCSymbol *CfiLabel,
SMLoc Loc) {
- return MCCFIInstruction(OpLabel, L, CfiLabel, Loc);
+ return {OpLabel, L, LabelFields{CfiLabel}, Loc};
}
/// .cfi_val_offset Previous value of Register is offset Offset from the
/// current CFA register.
static MCCFIInstruction createValOffset(MCSymbol *L, unsigned Register,
int64_t Offset, SMLoc Loc = {}) {
- return MCCFIInstruction(OpValOffset, L, Register, Offset, Loc);
+ return {OpValOffset, L, CommonFields{Register, Offset}, Loc};
}
OpType getOperation() const { return Operation; }
MCSymbol *getLabel() const { return Label; }
unsigned getRegister() const {
- if (Operation == OpRegister)
- return U.RR.Register;
- if (Operation == OpLLVMDefAspaceCfa)
- return U.RIA.Register;
assert(Operation == OpDefCfa || Operation == OpOffset ||
Operation == OpRestore || Operation == OpUndefined ||
Operation == OpSameValue || Operation == OpDefCfaRegister ||
- Operation == OpRelOffset || Operation == OpValOffset);
- return U.RI.Register;
+ Operation == OpRelOffset || Operation == OpValOffset ||
+ Operation == OpRegister || Operation == OpLLVMDefAspaceCfa);
+ return std::get<CommonFields>(ExtraFields).Register;
}
unsigned getRegister2() const {
assert(Operation == OpRegister);
- return U.RR.Register2;
+ return std::get<CommonFields>(ExtraFields).Register2;
}
unsigned getAddressSpace() const {
assert(Operation == OpLLVMDefAspaceCfa);
- return U.RIA.AddressSpace;
+ return std::get<CommonFields>(ExtraFields).AddressSpace;
}
int64_t getOffset() const {
- if (Operation == OpLLVMDefAspaceCfa)
- return U.RIA.Offset;
assert(Operation == OpDefCfa || Operation == OpOffset ||
Operation == OpRelOffset || Operation == OpDefCfaOffset ||
Operation == OpAdjustCfaOffset || Operation == OpGnuArgsSize ||
- Operation == OpValOffset);
- return U.RI.Offset;
+ Operation == OpValOffset || Operation == OpLLVMDefAspaceCfa);
+ return std::get<CommonFields>(ExtraFields).Offset;
}
MCSymbol *getCfiLabel() const {
assert(Operation == OpLabel);
- return U.CfiLabel;
+ return std::get<LabelFields>(ExtraFields).CfiLabel;
}
StringRef getValues() const {
assert(Operation == OpEscape);
+ auto &Values = std::get<EscapeFields>(ExtraFields).Values;
return StringRef(&Values[0], Values.size());
}
- StringRef getComment() const { return Comment; }
+ StringRef getComment() const {
+ assert(Operation == OpEscape);
+ return std::get<EscapeFields>(ExtraFields).Comment;
+ }
SMLoc getLoc() const { return Loc; }
};
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I'm not sure who is best to review the patches in this stack, possibly @MaskRay?
Am I right in thinking this patch reduces the size of the class due to making the Comment and Values fields part of the variant?
I don't often have a reason to visit MC code, but this one looks fairly straightforward.
AMDGPU requires more complex CFI rules, normally these would be expressed with .cfi_escape, however this would make the CFI unreadable and makes it difficult to update registers in CFI instructions (also something AMDGPU requires).
15a73c6 to
6f6d434
Compare

AMDGPU requires more complex CFI rules, normally these would be
expressed with .cfi_escape, however this would make the CFI unreadable
and makes it difficult to update registers in CFI instructions (also
something AMDGPU requires).