diff --git a/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h b/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h
index 6811b37767cb21..6d71c150c8da6b 100644
--- a/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h
+++ b/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h
@@ -273,11 +273,6 @@ inline LegalityPredicate typeIsNot(unsigned TypeIdx, LLT Type) {
 LegalityPredicate
 typePairInSet(unsigned TypeIdx0, unsigned TypeIdx1,
               std::initializer_list<std::pair<LLT, LLT>> TypesInit);
-/// True iff the given types for the given tuple of type indexes is one of the
-/// specified type tuple.
-LegalityPredicate
-typeTupleInSet(unsigned TypeIdx0, unsigned TypeIdx1, unsigned TypeIdx2,
-               std::initializer_list<std::tuple<LLT, LLT, LLT>> TypesInit);
 /// True iff the given types for the given pair of type indexes is one of the
 /// specified type pairs.
 LegalityPredicate typePairAndMemDescInSet(
@@ -509,15 +504,6 @@ class LegalizeRuleSet {
     using namespace LegalityPredicates;
     return actionIf(Action, typePairInSet(typeIdx(0), typeIdx(1), Types));
   }
-
-  LegalizeRuleSet &
-  actionFor(LegalizeAction Action,
-            std::initializer_list<std::tuple<LLT, LLT, LLT>> Types) {
-    using namespace LegalityPredicates;
-    return actionIf(Action,
-                    typeTupleInSet(typeIdx(0), typeIdx(1), typeIdx(2), Types));
-  }
-
   /// Use the given action when type indexes 0 and 1 is any type pair in the
   /// given list.
   /// Action should be an action that requires mutation.
@@ -629,12 +615,6 @@ class LegalizeRuleSet {
       return *this;
     return actionFor(LegalizeAction::Legal, Types);
   }
-  LegalizeRuleSet &
-  legalFor(bool Pred, std::initializer_list<std::tuple<LLT, LLT, LLT>> Types) {
-    if (!Pred)
-      return *this;
-    return actionFor(LegalizeAction::Legal, Types);
-  }
   /// The instruction is legal when type index 0 is any type in the given list
   /// and imm index 0 is anything.
   LegalizeRuleSet &legalForTypeWithAnyImm(std::initializer_list<LLT> Types) {
diff --git a/llvm/lib/CodeGen/GlobalISel/LegalityPredicates.cpp b/llvm/lib/CodeGen/GlobalISel/LegalityPredicates.cpp
index dc7ed6cbe8b7da..8fe48195c610be 100644
--- a/llvm/lib/CodeGen/GlobalISel/LegalityPredicates.cpp
+++ b/llvm/lib/CodeGen/GlobalISel/LegalityPredicates.cpp
@@ -49,17 +49,6 @@ LegalityPredicate LegalityPredicates::typePairInSet(
   };
 }
 
-LegalityPredicate LegalityPredicates::typeTupleInSet(
-    unsigned TypeIdx0, unsigned TypeIdx1, unsigned TypeIdx2,
-    std::initializer_list<std::tuple<LLT, LLT, LLT>> TypesInit) {
-  SmallVector<std::tuple<LLT, LLT, LLT>, 4> Types = TypesInit;
-  return [=](const LegalityQuery &Query) {
-    std::tuple<LLT, LLT, LLT> Match = {
-        Query.Types[TypeIdx0], Query.Types[TypeIdx1], Query.Types[TypeIdx2]};
-    return llvm::is_contained(Types, Match);
-  };
-}
-
 LegalityPredicate LegalityPredicates::typePairAndMemDescInSet(
     unsigned TypeIdx0, unsigned TypeIdx1, unsigned MMOIdx,
     std::initializer_list<TypePairAndMemDesc> TypesAndMemDescInit) {
diff --git a/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp b/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
index 7beda0e92a75bc..6024027afaf6ce 100644
--- a/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
+++ b/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
@@ -978,10 +978,6 @@ AArch64LegalizerInfo::AArch64LegalizerInfo(const AArch64Subtarget &ST)
   getActionDefinitionsBuilder(G_INSERT_VECTOR_ELT)
       .legalIf(
           typeInSet(0, {v16s8, v8s8, v8s16, v4s16, v4s32, v2s32, v2s64, v2p0}))
-      .legalFor(HasSVE, {{nxv16s8, s32, s64},
-                         {nxv8s16, s32, s64},
-                         {nxv4s32, s32, s64},
-                         {nxv2s64, s64, s64}})
       .moreElementsToNextPow2(0)
       .widenVectorEltsToVectorMinSize(0, 64)
       .clampNumElements(0, v8s8, v16s8)
diff --git a/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp b/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
index 0bf0a4bf27c44d..b40fe55fdfaf67 100644
--- a/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
+++ b/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
@@ -161,8 +161,6 @@ bool matchREV(MachineInstr &MI, MachineRegisterInfo &MRI,
   Register Dst = MI.getOperand(0).getReg();
   Register Src = MI.getOperand(1).getReg();
   LLT Ty = MRI.getType(Dst);
-  if (Ty.isScalableVector())
-    return false;
   unsigned EltSize = Ty.getScalarSizeInBits();
 
   // Element size for a rev cannot be 64.
@@ -198,10 +196,7 @@ bool matchTRN(MachineInstr &MI, MachineRegisterInfo &MRI,
   unsigned WhichResult;
   ArrayRef<int> ShuffleMask = MI.getOperand(3).getShuffleMask();
   Register Dst = MI.getOperand(0).getReg();
-  LLT DstTy = MRI.getType(Dst);
-  if (DstTy.isScalableVector())
-    return false;
-  unsigned NumElts = DstTy.getNumElements();
+  unsigned NumElts = MRI.getType(Dst).getNumElements();
   if (!isTRNMask(ShuffleMask, NumElts, WhichResult))
     return false;
   unsigned Opc = (WhichResult == 0) ? AArch64::G_TRN1 : AArch64::G_TRN2;
@@ -222,10 +217,7 @@ bool matchUZP(MachineInstr &MI, MachineRegisterInfo &MRI,
   unsigned WhichResult;
   ArrayRef<int> ShuffleMask = MI.getOperand(3).getShuffleMask();
   Register Dst = MI.getOperand(0).getReg();
-  LLT DstTy = MRI.getType(Dst);
-  if (DstTy.isScalableVector())
-    return false;
-  unsigned NumElts = DstTy.getNumElements();
+  unsigned NumElts = MRI.getType(Dst).getNumElements();
   if (!isUZPMask(ShuffleMask, NumElts, WhichResult))
     return false;
   unsigned Opc = (WhichResult == 0) ? AArch64::G_UZP1 : AArch64::G_UZP2;
@@ -241,10 +233,7 @@ bool matchZip(MachineInstr &MI, MachineRegisterInfo &MRI,
   unsigned WhichResult;
   ArrayRef<int> ShuffleMask = MI.getOperand(3).getShuffleMask();
   Register Dst = MI.getOperand(0).getReg();
-  LLT DstTy = MRI.getType(Dst);
-  if (DstTy.isScalableVector())
-    return false;
-  unsigned NumElts = DstTy.getNumElements();
+  unsigned NumElts = MRI.getType(Dst).getNumElements();
   if (!isZIPMask(ShuffleMask, NumElts, WhichResult))
     return false;
   unsigned Opc = (WhichResult == 0) ? AArch64::G_ZIP1 : AArch64::G_ZIP2;
@@ -299,10 +288,7 @@ bool matchDupFromBuildVector(int Lane, MachineInstr &MI,
                              MachineRegisterInfo &MRI,
                              ShuffleVectorPseudo &MatchInfo) {
   assert(Lane >= 0 && "Expected positive lane?");
-  LLT Op1Ty = MRI.getType(MI.getOperand(1).getReg());
-  if (Op1Ty.isScalableVector())
-    return false;
-  int NumElements = Op1Ty.getNumElements();
+  int NumElements = MRI.getType(MI.getOperand(1).getReg()).getNumElements();
   // Test if the LHS is a BUILD_VECTOR. If it is, then we can just reference the
   // lane's definition directly.
   auto *BuildVecMI =
@@ -340,8 +326,6 @@ bool matchDup(MachineInstr &MI, MachineRegisterInfo &MRI,
 // Check if an EXT instruction can handle the shuffle mask when the vector
 // sources of the shuffle are the same.
 bool isSingletonExtMask(ArrayRef<int> M, LLT Ty) {
-  if (Ty.isScalableVector())
-    return false;
   unsigned NumElts = Ty.getNumElements();
 
   // Assume that the first shuffle index is not UNDEF.  Fail if it is.
@@ -373,17 +357,12 @@ bool matchEXT(MachineInstr &MI, MachineRegisterInfo &MRI,
   assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);
   Register Dst = MI.getOperand(0).getReg();
   LLT DstTy = MRI.getType(Dst);
-  if (DstTy.isScalableVector())
-    return false;
   Register V1 = MI.getOperand(1).getReg();
   Register V2 = MI.getOperand(2).getReg();
   auto Mask = MI.getOperand(3).getShuffleMask();
   uint64_t Imm;
   auto ExtInfo = getExtMask(Mask, DstTy.getNumElements());
-  LLT V1Ty = MRI.getType(V1);
-  if (V1Ty.isScalableVector())
-    return false;
-  uint64_t ExtFactor = V1Ty.getScalarSizeInBits() / 8;
+  uint64_t ExtFactor = MRI.getType(V1).getScalarSizeInBits() / 8;
 
   if (!ExtInfo) {
     if (!getOpcodeDef<GImplicitDef>(V2, MRI) ||
@@ -444,8 +423,6 @@ void applyNonConstInsert(MachineInstr &MI, MachineRegisterInfo &MRI,
 
   Register Offset = Insert.getIndexReg();
   LLT VecTy = MRI.getType(Insert.getReg(0));
-  if (VecTy.isScalableVector())
-    return;
   LLT EltTy = MRI.getType(Insert.getElementReg());
   LLT IdxTy = MRI.getType(Insert.getIndexReg());
 
@@ -496,10 +473,7 @@ bool matchINS(MachineInstr &MI, MachineRegisterInfo &MRI,
   assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);
   ArrayRef<int> ShuffleMask = MI.getOperand(3).getShuffleMask();
   Register Dst = MI.getOperand(0).getReg();
-  LLT DstTy = MRI.getType(Dst);
-  if (DstTy.isScalableVector())
-    return false;
-  int NumElts = DstTy.getNumElements();
+  int NumElts = MRI.getType(Dst).getNumElements();
   auto DstIsLeftAndDstLane = isINSMask(ShuffleMask, NumElts);
   if (!DstIsLeftAndDstLane)
     return false;
@@ -548,8 +522,6 @@ bool isVShiftRImm(Register Reg, MachineRegisterInfo &MRI, LLT Ty,
   if (!Cst)
     return false;
   Cnt = *Cst;
-  if (Ty.isScalableVector())
-    return false;
   int64_t ElementBits = Ty.getScalarSizeInBits();
   return Cnt >= 1 && Cnt <= ElementBits;
 }
@@ -726,8 +698,6 @@ bool matchDupLane(MachineInstr &MI, MachineRegisterInfo &MRI,
   Register Src1Reg = MI.getOperand(1).getReg();
   const LLT SrcTy = MRI.getType(Src1Reg);
   const LLT DstTy = MRI.getType(MI.getOperand(0).getReg());
-  if (SrcTy.isScalableVector())
-    return false;
 
   auto LaneIdx = getSplatIndex(MI);
   if (!LaneIdx)
@@ -804,8 +774,6 @@ bool matchScalarizeVectorUnmerge(MachineInstr &MI, MachineRegisterInfo &MRI) {
   auto &Unmerge = cast<GUnmerge>(MI);
   Register Src1Reg = Unmerge.getReg(Unmerge.getNumOperands() - 1);
   const LLT SrcTy = MRI.getType(Src1Reg);
-  if (SrcTy.isScalableVector())
-    return false;
   if (SrcTy.getSizeInBits() != 128 && SrcTy.getSizeInBits() != 64)
     return false;
   return SrcTy.isVector() && !SrcTy.isScalable() &&
@@ -1019,10 +987,7 @@ bool matchLowerVectorFCMP(MachineInstr &MI, MachineRegisterInfo &MRI,
   if (!DstTy.isVector() || !ST.hasNEON())
     return false;
   Register LHS = MI.getOperand(2).getReg();
-  LLT LHSTy = MRI.getType(LHS);
-  if (LHSTy.isScalableVector())
-    return false;
-  unsigned EltSize = LHSTy.getScalarSizeInBits();
+  unsigned EltSize = MRI.getType(LHS).getScalarSizeInBits();
   if (EltSize == 16 && !ST.hasFullFP16())
     return false;
   if (EltSize != 16 && EltSize != 32 && EltSize != 64)
@@ -1218,7 +1183,7 @@ bool matchExtMulToMULL(MachineInstr &MI, MachineRegisterInfo &MRI) {
   MachineInstr *I1 = getDefIgnoringCopies(MI.getOperand(1).getReg(), MRI);
   MachineInstr *I2 = getDefIgnoringCopies(MI.getOperand(2).getReg(), MRI);
 
-  if (DstTy.isFixedVector()) {
+  if (DstTy.isVector()) {
     // If the source operands were EXTENDED before, then {U/S}MULL can be used
     unsigned I1Opc = I1->getOpcode();
     unsigned I2Opc = I2->getOpcode();
diff --git a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-vector-insert-elt.mir b/llvm/test/CodeGen/AArch64/GlobalISel/legalize-vector-insert-elt.mir
deleted file mode 100644
index 6d24478cbfb3d7..00000000000000
--- a/llvm/test/CodeGen/AArch64/GlobalISel/legalize-vector-insert-elt.mir
+++ /dev/null
@@ -1,423 +0,0 @@
-# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
-# RUN: llc -O0 -mtriple=aarch64-apple-ios -mattr=+sve -aarch64-enable-gisel-sve=1 -global-isel -start-before=legalizer -stop-after=instruction-select %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-SELECT
-# RUN: llc -O0 -mtriple=aarch64-apple-ios -mattr=+sve -aarch64-enable-gisel-sve=1 -global-isel -start-before=legalizer -stop-after=regbankselect %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-REGBANK
-# RUN: llc -O0 -mtriple=aarch64-apple-ios -mattr=+sve -aarch64-enable-gisel-sve=1 -global-isel -run-pass=legalizer  %s -o - | FileCheck %s --check-prefixes=CHECK,CHECK-LEGAL
-
----
-name:            test_insert_vector_elt_nxv_16_s8_idx_0
-body:             |
-  bb.1:
-    ; CHECK-SELECT-LABEL: name: test_insert_vector_elt_nxv_16_s8_idx_0
-    ; CHECK-SELECT: %vec:zpr = COPY $z0
-    ; CHECK-SELECT-NEXT: %elt:gpr32sp = COPY $w0
-    ; CHECK-SELECT-NEXT: %idx:gpr64 = COPY $xzr
-    ; CHECK-SELECT-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY %idx.sub_32
-    ; CHECK-SELECT-NEXT: [[DUP_ZR_B:%[0-9]+]]:zpr = DUP_ZR_B [[COPY]]
-    ; CHECK-SELECT-NEXT: [[INDEX_II_B:%[0-9]+]]:zpr = INDEX_II_B 0, 1, implicit $vg
-    ; CHECK-SELECT-NEXT: [[PTRUE_B:%[0-9]+]]:ppr_3b = PTRUE_B 31, implicit $vg
-    ; CHECK-SELECT-NEXT: [[CMPEQ_PPzZZ_B:%[0-9]+]]:ppr_3b = CMPEQ_PPzZZ_B [[PTRUE_B]], [[INDEX_II_B]], [[DUP_ZR_B]], implicit-def dead $nzcv
-    ; CHECK-SELECT-NEXT: %result:zpr = CPY_ZPmR_B %vec, [[CMPEQ_PPzZZ_B]], %elt
-    ; CHECK-SELECT-NEXT: $z0 = COPY %result
-    ;
-    ; CHECK-REGBANK-LABEL: name: test_insert_vector_elt_nxv_16_s8_idx_0
-    ; CHECK-REGBANK: %vec:fpr(<vscale x 16 x s8>) = COPY $z0
-    ; CHECK-REGBANK-NEXT: %elt:gpr(s32) = COPY $w0
-    ; CHECK-REGBANK-NEXT: %idx:gpr(s64) = G_CONSTANT i64 0
-    ; CHECK-REGBANK-NEXT: %result:fpr(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-REGBANK-NEXT: $z0 = COPY %result(<vscale x 16 x s8>)
-    ;
-    ; CHECK-LEGAL-LABEL: name: test_insert_vector_elt_nxv_16_s8_idx_0
-    ; CHECK-LEGAL: %vec:_(<vscale x 16 x s8>) = COPY $z0
-    ; CHECK-LEGAL-NEXT: %elt:_(s32) = COPY $w0
-    ; CHECK-LEGAL-NEXT: %idx:_(s64) = G_CONSTANT i64 0
-    ; CHECK-LEGAL-NEXT: %result:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-LEGAL-NEXT: $z0 = COPY %result(<vscale x 16 x s8>)
-    %vec:_(<vscale x 16 x s8>) = COPY $z0
-    %elt:_(s32) = COPY $w0
-    %idx:_(s64) = G_CONSTANT i64 0
-    %result:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec(<vscale x 16 x s8>), %elt(s32), %idx(s64)
-    $z0 = COPY %result(<vscale x 16 x s8>)
-...
----
-name:            test_insert_vector_elt_nxv_16_s8_constant
-body:             |
-  bb.1:
-    ; CHECK-SELECT-LABEL: name: test_insert_vector_elt_nxv_16_s8_constant
-    ; CHECK-SELECT: %vec:zpr = COPY $z0
-    ; CHECK-SELECT-NEXT: %elt:gpr32common = MOVi32imm 5
-    ; CHECK-SELECT-NEXT: %idx:gpr64 = COPY $x0
-    ; CHECK-SELECT-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY %idx.sub_32
-    ; CHECK-SELECT-NEXT: [[DUP_ZR_B:%[0-9]+]]:zpr = DUP_ZR_B [[COPY]]
-    ; CHECK-SELECT-NEXT: [[INDEX_II_B:%[0-9]+]]:zpr = INDEX_II_B 0, 1, implicit $vg
-    ; CHECK-SELECT-NEXT: [[PTRUE_B:%[0-9]+]]:ppr_3b = PTRUE_B 31, implicit $vg
-    ; CHECK-SELECT-NEXT: [[CMPEQ_PPzZZ_B:%[0-9]+]]:ppr_3b = CMPEQ_PPzZZ_B [[PTRUE_B]], [[INDEX_II_B]], [[DUP_ZR_B]], implicit-def dead $nzcv
-    ; CHECK-SELECT-NEXT: %result:zpr = CPY_ZPmR_B %vec, [[CMPEQ_PPzZZ_B]], %elt
-    ; CHECK-SELECT-NEXT: $z0 = COPY %result
-    ;
-    ; CHECK-REGBANK-LABEL: name: test_insert_vector_elt_nxv_16_s8_constant
-    ; CHECK-REGBANK: %vec:fpr(<vscale x 16 x s8>) = COPY $z0
-    ; CHECK-REGBANK-NEXT: %elt:gpr(s32) = G_CONSTANT i32 5
-    ; CHECK-REGBANK-NEXT: %idx:gpr(s64) = COPY $x0
-    ; CHECK-REGBANK-NEXT: %result:fpr(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-REGBANK-NEXT: $z0 = COPY %result(<vscale x 16 x s8>)
-    ;
-    ; CHECK-LEGAL-LABEL: name: test_insert_vector_elt_nxv_16_s8_constant
-    ; CHECK-LEGAL: %vec:_(<vscale x 16 x s8>) = COPY $z0
-    ; CHECK-LEGAL-NEXT: %elt:_(s32) = G_CONSTANT i32 5
-    ; CHECK-LEGAL-NEXT: %idx:_(s64) = COPY $x0
-    ; CHECK-LEGAL-NEXT: %result:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-LEGAL-NEXT: $z0 = COPY %result(<vscale x 16 x s8>)
-    %vec:_(<vscale x 16 x s8>) = COPY $z0
-    %elt:_(s32) = G_CONSTANT i32 5
-    %idx:_(s64) = COPY $x0
-    %result:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec(<vscale x 16 x s8>), %elt(s32), %idx(s64)
-    $z0 = COPY %result(<vscale x 16 x s8>)
-...
----
-name:            test_insert_vector_elt_nxv_16_s8
-body:             |
-  bb.1:
-    ; CHECK-SELECT-LABEL: name: test_insert_vector_elt_nxv_16_s8
-    ; CHECK-SELECT: %vec:zpr = COPY $z0
-    ; CHECK-SELECT-NEXT: %elt:gpr32sp = COPY $w0
-    ; CHECK-SELECT-NEXT: %idx:gpr64 = COPY $x0
-    ; CHECK-SELECT-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY %idx.sub_32
-    ; CHECK-SELECT-NEXT: [[DUP_ZR_B:%[0-9]+]]:zpr = DUP_ZR_B [[COPY]]
-    ; CHECK-SELECT-NEXT: [[INDEX_II_B:%[0-9]+]]:zpr = INDEX_II_B 0, 1, implicit $vg
-    ; CHECK-SELECT-NEXT: [[PTRUE_B:%[0-9]+]]:ppr_3b = PTRUE_B 31, implicit $vg
-    ; CHECK-SELECT-NEXT: [[CMPEQ_PPzZZ_B:%[0-9]+]]:ppr_3b = CMPEQ_PPzZZ_B [[PTRUE_B]], [[INDEX_II_B]], [[DUP_ZR_B]], implicit-def dead $nzcv
-    ; CHECK-SELECT-NEXT: %result:zpr = CPY_ZPmR_B %vec, [[CMPEQ_PPzZZ_B]], %elt
-    ; CHECK-SELECT-NEXT: $z0 = COPY %result
-    ;
-    ; CHECK-REGBANK-LABEL: name: test_insert_vector_elt_nxv_16_s8
-    ; CHECK-REGBANK: %vec:fpr(<vscale x 16 x s8>) = COPY $z0
-    ; CHECK-REGBANK-NEXT: %elt:gpr(s32) = COPY $w0
-    ; CHECK-REGBANK-NEXT: %idx:gpr(s64) = COPY $x0
-    ; CHECK-REGBANK-NEXT: %result:fpr(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-REGBANK-NEXT: $z0 = COPY %result(<vscale x 16 x s8>)
-    ;
-    ; CHECK-LEGAL-LABEL: name: test_insert_vector_elt_nxv_16_s8
-    ; CHECK-LEGAL: %vec:_(<vscale x 16 x s8>) = COPY $z0
-    ; CHECK-LEGAL-NEXT: %elt:_(s32) = COPY $w0
-    ; CHECK-LEGAL-NEXT: %idx:_(s64) = COPY $x0
-    ; CHECK-LEGAL-NEXT: %result:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-LEGAL-NEXT: $z0 = COPY %result(<vscale x 16 x s8>)
-    %vec:_(<vscale x 16 x s8>) = COPY $z0
-    %elt:_(s32) = COPY $w0
-    %idx:_(s64) = COPY $x0
-    %result:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %vec(<vscale x 16 x s8>), %elt(s32), %idx(s64)
-    $z0 = COPY %result(<vscale x 16 x s8>)
-...
----
-name:            test_insert_vector_elt_nxv_8_s16_idx_0
-body:             |
-  bb.1:
-    ; CHECK-SELECT-LABEL: name: test_insert_vector_elt_nxv_8_s16_idx_0
-    ; CHECK-SELECT: %vec:zpr = COPY $z0
-    ; CHECK-SELECT-NEXT: %elt:gpr32sp = COPY $w0
-    ; CHECK-SELECT-NEXT: %idx:gpr64 = COPY $xzr
-    ; CHECK-SELECT-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY %idx.sub_32
-    ; CHECK-SELECT-NEXT: [[DUP_ZR_H:%[0-9]+]]:zpr = DUP_ZR_H [[COPY]]
-    ; CHECK-SELECT-NEXT: [[INDEX_II_H:%[0-9]+]]:zpr = INDEX_II_H 0, 1, implicit $vg
-    ; CHECK-SELECT-NEXT: [[PTRUE_H:%[0-9]+]]:ppr_3b = PTRUE_H 31, implicit $vg
-    ; CHECK-SELECT-NEXT: [[CMPEQ_PPzZZ_H:%[0-9]+]]:ppr_3b = CMPEQ_PPzZZ_H [[PTRUE_H]], [[INDEX_II_H]], [[DUP_ZR_H]], implicit-def dead $nzcv
-    ; CHECK-SELECT-NEXT: %result:zpr = CPY_ZPmR_H %vec, [[CMPEQ_PPzZZ_H]], %elt
-    ; CHECK-SELECT-NEXT: $z0 = COPY %result
-    ;
-    ; CHECK-REGBANK-LABEL: name: test_insert_vector_elt_nxv_8_s16_idx_0
-    ; CHECK-REGBANK: %vec:fpr(<vscale x 8 x s16>) = COPY $z0
-    ; CHECK-REGBANK-NEXT: %elt:gpr(s32) = COPY $w0
-    ; CHECK-REGBANK-NEXT: %idx:gpr(s64) = G_CONSTANT i64 0
-    ; CHECK-REGBANK-NEXT: %result:fpr(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-REGBANK-NEXT: $z0 = COPY %result(<vscale x 8 x s16>)
-    ;
-    ; CHECK-LEGAL-LABEL: name: test_insert_vector_elt_nxv_8_s16_idx_0
-    ; CHECK-LEGAL: %vec:_(<vscale x 8 x s16>) = COPY $z0
-    ; CHECK-LEGAL-NEXT: %elt:_(s32) = COPY $w0
-    ; CHECK-LEGAL-NEXT: %idx:_(s64) = G_CONSTANT i64 0
-    ; CHECK-LEGAL-NEXT: %result:_(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %vec, %elt(s32), %idx(s64)
-    ; CHECK-LEGAL-NEXT: $z0 = COPY %result(<vscale x 8 x s16>)
-    %vec:_(<vscale x 8 x s16>) = COPY $z0
-    %elt:_(s32) = COPY $w0
-    %idx:_(s64) = G_CONSTANT i64 0
-    %result:_(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %vec(<vscale x 8 x s16>), %elt(s32), %idx(s64)
-    $z0 = COPY %result(<vscale x 8 x s16>)
-...
----
-name:            test_insert_vector_elt_nxv_8_s16_constant
-body:             |
-  bb.1:
-    ; CHECK-SELECT-LABEL: name: test_insert_vector_elt_nxv_8_s16_constant
-    ; CHECK-SELECT: %vec:zpr = COPY $z0
-    ; CHECK-SELECT-NEXT: %elt:gpr32common = MOVi32imm 5
-    ; CHECK-SELECT-NEXT: %idx:gpr64 = COPY $x0
-    ; CHECK-SELECT-NEXT: [[COPY:%[0-9]+]]:gpr32common = COPY %idx.sub_32
-    ; CHECK-SELECT-NEXT: [[DUP_ZR_H:%[0-9]+]]:zpr = DUP_ZR_H [[COPY]]
-    ; CHECK-SELECT-NEXT: [[INDEX_II_H:%[0-9]+]]:zpr = INDEX_II_H 0, 1, implicit $vg
-    ; CHECK-SELECT-NEXT: [[PTRUE_H:%[0-9]+]]:ppr_3b = PTRUE_H 31, implicit $vg
-    ; CHECK-SELECT-NEXT: [[CMPEQ_PPzZZ_H:...
[truncated]