[RISCV] Fix the worst case for VSHA2MS in SiFive P400/P600 scheduling models#116893

mshockwave merged 1 commit intollvm:mainllvm/llvm-project:mainfrom

mshockwave:patch/rvv/vsha2ms-worst-casemshockwave/llvm-project:patch/rvv/vsha2ms-worst-caseCopy head branch name to clipboard