Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 8 additions & 0 deletions llvm/lib/Target/RISCV/RISCVISelLowering.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -24509,3 +24509,11 @@ RISCVTargetLowering::emitDynamicProbedAlloc(MachineInstr &MI,
MF.getInfo<RISCVMachineFunctionInfo>()->setDynamicAllocation();
return ExitMBB->begin()->getParent();
}

ArrayRef<MCPhysReg> RISCVTargetLowering::getRoundingControlRegisters() const {
if (Subtarget.hasStdExtFOrZfinx()) {
static const MCPhysReg RCRegs[] = {RISCV::FRM, RISCV::FFLAGS};
return RCRegs;
}
return {};
}
2 changes: 2 additions & 0 deletions llvm/lib/Target/RISCV/RISCVISelLowering.h
Original file line number Diff line number Diff line change
Expand Up @@ -450,6 +450,8 @@ class RISCVTargetLowering : public TargetLowering {
MachineBasicBlock *emitDynamicProbedAlloc(MachineInstr &MI,
MachineBasicBlock *MBB) const;

ArrayRef<MCPhysReg> getRoundingControlRegisters() const override;

private:
void analyzeInputArgs(MachineFunction &MF, CCState &CCInfo,
const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet,
Expand Down
44 changes: 28 additions & 16 deletions llvm/test/CodeGen/RISCV/fpenv.ll
Original file line number Diff line number Diff line change
Expand Up @@ -40,16 +40,22 @@ define i1 @test_get_rounding_sideeffect() #0 {
; RV32IF-NEXT: frrm a0
; RV32IF-NEXT: lui a1, 66
; RV32IF-NEXT: slli a0, a0, 2
; RV32IF-NEXT: addi a1, a1, 769
; RV32IF-NEXT: srl s0, a1, a0
; RV32IF-NEXT: addi s0, a1, 769
; RV32IF-NEXT: srl a0, s0, a0
; RV32IF-NEXT: andi a0, a0, 7
; RV32IF-NEXT: beqz a0, .LBB1_2
; RV32IF-NEXT: # %bb.1:
; RV32IF-NEXT: li a0, 0
; RV32IF-NEXT: andi s0, s0, 7
; RV32IF-NEXT: bnez s0, .LBB1_2
; RV32IF-NEXT: # %bb.1: # %if.end
; RV32IF-NEXT: j .LBB1_3
; RV32IF-NEXT: .LBB1_2: # %if.end
; RV32IF-NEXT: call fesetround
; RV32IF-NEXT: addi s0, s0, -1
; RV32IF-NEXT: seqz a0, s0
; RV32IF-NEXT: .LBB1_2: # %return
; RV32IF-NEXT: frrm a0
; RV32IF-NEXT: slli a0, a0, 2
; RV32IF-NEXT: srl a0, s0, a0
; RV32IF-NEXT: andi a0, a0, 7
; RV32IF-NEXT: addi a0, a0, -1
; RV32IF-NEXT: seqz a0, a0
; RV32IF-NEXT: .LBB1_3: # %return
; RV32IF-NEXT: lw ra, 12(sp) # 4-byte Folded Reload
; RV32IF-NEXT: lw s0, 8(sp) # 4-byte Folded Reload
; RV32IF-NEXT: .cfi_restore ra
Expand All @@ -71,16 +77,22 @@ define i1 @test_get_rounding_sideeffect() #0 {
; RV64IF-NEXT: frrm a0
; RV64IF-NEXT: lui a1, 66
; RV64IF-NEXT: slli a0, a0, 2
; RV64IF-NEXT: addiw a1, a1, 769
; RV64IF-NEXT: srl s0, a1, a0
; RV64IF-NEXT: addiw s0, a1, 769
; RV64IF-NEXT: srl a0, s0, a0
; RV64IF-NEXT: andi a0, a0, 7
; RV64IF-NEXT: beqz a0, .LBB1_2
; RV64IF-NEXT: # %bb.1:
; RV64IF-NEXT: li a0, 0
; RV64IF-NEXT: andi s0, s0, 7
; RV64IF-NEXT: bnez s0, .LBB1_2
; RV64IF-NEXT: # %bb.1: # %if.end
; RV64IF-NEXT: j .LBB1_3
; RV64IF-NEXT: .LBB1_2: # %if.end
; RV64IF-NEXT: call fesetround
; RV64IF-NEXT: addi s0, s0, -1
; RV64IF-NEXT: seqz a0, s0
; RV64IF-NEXT: .LBB1_2: # %return
; RV64IF-NEXT: frrm a0
; RV64IF-NEXT: slli a0, a0, 2
; RV64IF-NEXT: srl a0, s0, a0
; RV64IF-NEXT: andi a0, a0, 7
; RV64IF-NEXT: addi a0, a0, -1
; RV64IF-NEXT: seqz a0, a0
; RV64IF-NEXT: .LBB1_3: # %return
; RV64IF-NEXT: ld ra, 8(sp) # 8-byte Folded Reload
; RV64IF-NEXT: ld s0, 0(sp) # 8-byte Folded Reload
; RV64IF-NEXT: .cfi_restore ra
Expand Down