Skip to content

AMDGPU: Add uniformity analysis test for G_ZEXTLOAD and G_SEXTLOAD #157844

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Sep 10, 2025
+66 −0
Merged

AMDGPU: Add uniformity analysis test for G_ZEXTLOAD and G_SEXTLOAD #157844

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
66 changes: 66 additions & 0 deletions llvm/test/Analysis/UniformityAnalysis/AMDGPU/MIR/loads-gmir.mir
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -35,3 +35,69 @@ body: |
SI_RETURN

...

---
name: zext_loads
tracksRegLiveness: true
body: |
bb.1.entry:
%1:_(p0) = G_IMPLICIT_DEF
%4:_(p1) = G_IMPLICIT_DEF
%6:_(p5) = G_IMPLICIT_DEF

; Atomic load
; CHECK-NOT: DIVERGENT

%0:_(s32) = G_ZEXTLOAD %1(p0) :: (load seq_cst (s16) from `ptr undef`)

; flat load
; CHECK-NOT: DIVERGENT

%2:_(s32) = G_ZEXTLOAD %1(p0) :: (load (s16) from `ptr undef`)

; Gloabal load
; CHECK-NOT: DIVERGENT
%3:_(s32) = G_ZEXTLOAD %4(p1) :: (load (s16) from `ptr addrspace(1) undef`, addrspace 1)

; Private load
; CHECK-NOT: DIVERGENT
%5:_(s32) = G_ZEXTLOAD %6(p5) :: (volatile load (s16) from `ptr addrspace(5) undef`, addrspace 5)
G_STORE %2(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
G_STORE %3(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
G_STORE %5(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
G_STORE %0(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
SI_RETURN

...

---
name: sext_loads
tracksRegLiveness: true
body: |
bb.1.entry:
%1:_(p0) = G_IMPLICIT_DEF
%4:_(p1) = G_IMPLICIT_DEF
%6:_(p5) = G_IMPLICIT_DEF

; Atomic load
; CHECK-NOT: DIVERGENT
%0:_(s32) = G_SEXTLOAD %1(p0) :: (load seq_cst (s16) from `ptr undef`)

; flat load
; CHECK-NOT: DIVERGENT
%2:_(s32) = G_SEXTLOAD %1(p0) :: (load (s16) from `ptr undef`)

; Gloabal load
; CHECK-NOT: DIVERGENT
%3:_(s32) = G_SEXTLOAD %4(p1) :: (load (s16) from `ptr addrspace(1) undef`, addrspace 1)

; Private load
; CHECK-NOT: DIVERGENT
%5:_(s32) = G_SEXTLOAD %6(p5) :: (volatile load (s16) from `ptr addrspace(5) undef`, addrspace 5)
G_STORE %2(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
G_STORE %3(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
G_STORE %5(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
G_STORE %0(s32), %4(p1) :: (volatile store (s32) into `ptr addrspace(1) undef`, addrspace 1)
SI_RETURN

...