Skip to content

[RISCV] Correct comments in rv64-stackmap.ll to not use X86 register name. NFC #165912

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Nov 3, 2025
Merged

[RISCV] Correct comments in rv64-stackmap.ll to not use X86 register name. NFC #165912

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 5 additions & 5 deletions llvm/test/CodeGen/RISCV/rv64-stackmap.ll
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -282,8 +282,8 @@ define void @liveConstant() {
; CHECK-NEXT: .half 0
; CHECK-NEXT: .half 28
;
; Check that at least one is a spilled entry from RBP.
; Location: Indirect RBP + ...
; Check that at least one is a spilled entry from SP.
; Location: Indirect SP + ...
; CHECK: .byte 3
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
Expand All @@ -303,7 +303,7 @@ entry:
; CHECK-NEXT: .half 0
; 1 location
; CHECK-NEXT: .half 1
; Loc 0: Direct RBP - ofs
; Loc 0: Direct SP + ofs
; CHECK-NEXT: .byte 2
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
Expand All @@ -316,14 +316,14 @@ entry:
; CHECK-NEXT: .half 0
; 2 locations
; CHECK-NEXT: .half 2
; Loc 0: Direct RBP - ofs
; Loc 0: Direct SP + ofs
; CHECK-NEXT: .byte 2
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
; CHECK-NEXT: .half 2
; CHECK-NEXT: .half 0
; CHECK-NEXT: .word
; Loc 1: Direct RBP - ofs
; Loc 1: Direct SP + ofs
; CHECK-NEXT: .byte 2
; CHECK-NEXT: .byte 0
; CHECK-NEXT: .half 8
Expand Down
Loading