Skip to content

Commit d9620ff

Browse files
committed
[TorchToLinalg][GridSample] Add lit test for border padding
1 parent a856e2d commit d9620ff

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

test/Conversion/TorchToLinalg/gridsampler.mlir

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -96,6 +96,18 @@ func.func @grid_sampler3(%arg0: !torch.vtensor<[?,?,?,?],f32>, %arg1: !torch.vte
9696
// -----
9797

9898
// CHECK-LABEL: func @grid_sampler4
99+
// CHECK: #map
100+
// CHECK-DAG: %[[Y49:.*]] = arith.maximumf %[[Y47:.*]], %[[CST0:.*]] : f32
101+
// CHECK-DAG: %[[Y50:.*]] = arith.minimumf %[[Y49:.*]], %[[Y22:.*]] : f32
102+
// CHECK-DAG: %[[Y51:.*]] = arith.constant 0 : i64
103+
// CHECK-DAG: %[[Y52:.*]] = arith.cmpi eq, %[[Y9:.*]], %[[Y51:.*]] : i64
104+
// CHECK-DAG: %[[Y53:.*]] = arith.select %[[Y52:.*]], %[[Y47:.*]], %[[Y50:.*]] : f32
105+
// CHECK-DAG: %[[Y54:.*]] = arith.maximumf %[[Y48:.*]], %[[CST0:.*]] : f32
106+
// CHECK-DAG: %[[Y55:.*]] = arith.minimumf %[[Y54:.*]], %[[Y23:.*]] : f32
107+
// CHECK-DAG: %[[Y56:.*]] = arith.constant 0 : i64
108+
// CHECK-DAG: %[[Y52:.*]] = arith.cmpi eq, %[[Y9:.*]], %[[Y51:.*]] : i64
109+
// CHECK-DAG: linalg.yield %[[Y60:.*]] : f32
110+
// CHECK: return %[[X12:.*]] : !torch.vtensor<[?,?,?,?],f32>
99111
func.func @grid_sampler4(%arg0: !torch.vtensor<[?,?,?,?],f32>, %arg1: !torch.vtensor<[?,?,?,?],f32>) -> !torch.vtensor<[?,?,?,?],f32> {
100112
%false = torch.constant.bool 1
101113
%int0 = torch.constant.int 0

0 commit comments

Comments
 (0)