You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The EuroLLVM Developers' Meeting is a bi-annual gathering of the entire LLVM Project community. The conference is organized by the LLVM Foundation and many volunteers within the LLVM community. Developers and users of LLVM, Clang, and related subprojects will enjoy attending interesting talks, impromptu discussions, and networking with the many members of our community. Whether you are a new to the LLVM project or a long time member, there is something for each attendee.
15
+
16
+
To see the agenda and speakers, please visit the [Event Site](https://llvm.swoogo.com/2025eurollvm/home).
17
+
18
+
What can you can expect at an LLVM Developers' Meeting?
19
+
20
+
-**Technical Talks**
21
+
22
+
These 20-30 minute talks cover all topics from core infrastructure talks, to project's using LLVM's infrastructure. Attendees will take away technical information that could be pertinent to their project or general interest.
23
+
24
+
-**Tutorials**
25
+
26
+
Tutorials are 50-60 minute sessions that dive down deep into a technical topic. Expect in depth examples and explanations.
27
+
28
+
-**Lightning Talks**
29
+
30
+
These are fast 5 minute talks that give you a taste of a project or topic. Attendees will hear a wide range of topics and probably leave wanting to learn more.
31
+
32
+
-**Quick Talks**
33
+
34
+
Quick 10 minute talks that dive a bit deeper into a topic, but not as deep as a Technical Talk.
35
+
36
+
-**Student Technical Talks**
37
+
38
+
Graduate or Undergraduate students present their work using LLVM.
39
+
40
+
-**Panels**
41
+
42
+
Panels are 45-60 minute sessions that feature a panel of experts discussing a topic. Attendees will learn from the panelists and have a chance to ask questions.
43
+
44
+
What types of people attend?
45
+
46
+
- Active developers of projects in the LLVM Umbrella (LLVM core, Clang, LLDB, libc++, compiler_rt, flang, lld, MLIR, etc).
47
+
- Anyone interested in using these as part of another project.
48
+
- Students and Researchers
49
+
- Compiler, programming language, and runtime enthusiasts.
50
+
- Those interested in using compiler and toolchain technology in novel and interesting ways.
51
+
52
+
The EuroLLVM Developers' Meeting strives to be the *best conference* to meet other LLVM developers and users.
53
+
54
+
For future announcements or questions: Please visit the [LLVM Discourse forums](https://discourse.llvm.org/). Most posts are in the Announcements or Community categories and tagged with eurollvm.
55
+
56
+
## Program
57
+
58
+
### Keynotes
59
+
60
+
{{< event_talks
61
+
"devmtg/2025-04/keynote"
62
+
"keynote"
63
+
>}}
64
+
65
+
### Technical Talks
66
+
67
+
{{< event_talks
68
+
"devmtg/2025-04/technical_talks"
69
+
"technical_talks"
70
+
>}}
71
+
72
+
### Tutorials
73
+
74
+
{{< event_talks
75
+
"devmtg/2025-04/tutorials"
76
+
"tutorials"
77
+
>}}
78
+
79
+
### Lightning Talks
80
+
81
+
{{< event_talks
82
+
"devmtg/2025-04/lightning_talks"
83
+
"lightning_talks"
84
+
>}}
85
+
86
+
### Quick Talks
87
+
88
+
{{< event_talks
89
+
"devmtg/2025-04/quick_talks"
90
+
"quick_talks"
91
+
>}}
92
+
93
+
### Student Technical Talks
94
+
95
+
{{< event_talks
96
+
"devmtg/2025-04/student_technical_talks"
97
+
"student_technical_talks"
98
+
>}}
99
+
100
+
### Posters
101
+
102
+
{{< event_talks
103
+
"devmtg/2025-04/posters"
104
+
"posters"
105
+
>}}
106
+
107
+
## Code of Conduct
108
+
109
+
The LLVM Foundation is dedicated to providing an inclusive and safe experience for everyone. We do not tolerate harassment of participants in any form. By registering for this event, we expect you to have read and agreed to the [LLVM Code of Conduct](http://llvm.org/docs/CodeOfConduct.html).
110
+
111
+
## Contact
112
+
113
+
To contact the organizer, email [events@llvm.org](events@llvm.org).
description: "This talk describes a recipe for developing compiler-backed secure programming models that eliminate entire classes of memory-safety security vulnerabilities in C-based languages. We will explain how we used this recipe to design Clang's -fbounds-safety language extension, Clang's -Wunsafe-buffer-usage programming model and the Clang Static Analyzer's WebKit smart pointer checks. We will also describe the need for new Clang-based static analysis infrastructure to enable faster, lower-developer-cost adoption of these programming models."
7
+
8
+
- title: "Deep Dive into the MLIR to LLVM IR Translation Mechanism"
description: "MLIR is now an inherent part of the LLVM compiler infrastructure, but what connects the two representations? In theory, the conceptual similarity of the core representation. In practice, a highly important, yet often overlooked, module translation subsystem. This talk will present the multi-dialect translation mechanism available in MLIR to target LLVM IR, explain how to use it for a custom dialect, and argue why it may not always be the best idea. It will also discuss interoperability between MLIR and LLVM IR functions, including ABI for built-in types and calling conventions."
description: "lldb-dap is a utility that allows LLDB to work with editors and IDEs that support the Debug Adapter Protocol (DAP), such as Visual Studio Code. It builds on LLDB's stable API and uses a standardized protocol to act as a bridge between LLDB and other developer tools. It is part of the Xcode developer tools and the open source Swift toolchain. It is also the name of the official VS Code extension, which is available in the Marketplace. We'll talk about the Debugger Adapter Protocol, how we support it in LLDB and where the line is between the IDE-agnostic tool and the VSCode extension."
7
+
8
+
- title: "sd-visualiser: Interactive graph visualisation for SSA-based IRs"
description: "We present sd-visualiser, an interactive graph visualisation program. It is specialised for drawing constructions common in LLVM and MLIR, such as regions, blocks, nodes with multiple ordered inputs and outputs, and SSA-values with multiple uses. We will demo the tool, and show off some of its interactive features."
13
+
14
+
- title: "Beyond Pattern-based Optimization: What Can LLM Reshape Auto-vectorization?"
description: "Our talk, Beyond Pattern-based Optimization: What Can LLM Reshape Auto-vectorization?, presents a novel LLM-driven framework integrated into LLVM-based compilers. By combining the semantic reasoning capbility of LLM Deepseek V3 with the precision of traditional LLVM-based compilers, we tackle complex vectorization scenarios which is generally hard to be done for naive LLVM-based compilers. We'll share results from TSVC-2 HPC and Skia benchmarks, demonstrating significant performance improvements (1.42× to 1.91×) on SVE/Neon for Arm CPUs. Learn how this approach reshapes auto-vectorization and discover future directions for LLM-native compiler optimization."
19
+
20
+
- title: "Why add an IR Reader to the llvm-debuginfo-analyzer tool?"
description: "The llvm-debuginfo-analyzer is a tool developed by Sony, as part of the open-source LLVM project. We have added support for the LLVM IR format. This talk will cover the benefits to allow compare IRs at different stages and determine any specific changes."
description: "RISC-V has inverted bitwise operations such as or not. I will present a few scenarios where they are useful and how I implemented them in LLVM."
31
+
32
+
- title: "Accidentally quadratic in compiler-rt/asan"
description: "You build your binary with ASan, you run it...and nothing happens for 10 seconds. Without ASan the binary starts instantly. This talk will discuss how a bad asymptotic in the ODR checker's runtime code turned into a practical performance bottleneck, the fix to this problem, and the importance of tight upper bounds."
37
+
38
+
- title: "Dialects as a Dialect: Bringing native C++ registration to IRDL"
description: "IRDL allows to define dialects in MLIR in a declarative and easy to analyse fashion. While this feature set was useful on its own, IRDL-defined dialects were not tightly integrated into MLIR: it was notably impossible to realistically use C++ patterns on them, or use dialect conversion with them. We present how we created a new MLIR tool capable of generating C++ definitions for dialects, just like ODS with TableGen. With our tool, IRDL-defined dialects are now tightly integrated into MLIR and indistinguishable from ODS dialects from a user's perspective. We also present how we wish to improve the code template rendering tooling in LLVM."
43
+
44
+
- title: "Autocheck: Clang-Based Checker for Automotive: Status and Issues"
description: "Autocheck is a clang-based source code analysis tool designed to enforce compliance with the automotive standards, ensuring that critical automotive software adheres to strict safety and quality guidelines. In this talk, I will present the current status of Autocheck, discussing its implementation using the clang API, the challenges we have encountered—particularly around open-sourcing due to licensing and approval hurdles—and our roadmap for supporting both the current and new versions of the automotive standards, usage of AI, and more."
description: "Motivated by a better place to show progress events and a way to display the current state of the debugger, I extended command-line LLDB with a statusline. This dedicated area at the bottom of the screen shows things like the current target, the stop reason, and progress updates. The statusline can be customized using LLDB's format strings. I'll talk a little bit about the motivation, the implementation, and how to configure it."
55
+
56
+
- title: "Defining and verifying MLIR operations with constraints"
description: "This talk describes work in progress on a new constraint-based system for defining MLIR operations, which can be used to declaritely specify complex verification procedures, as well as providing inference of operation fields used when defining custom syntax of MLIR operations."
description: "Deep learning computations require substantial computational power, storage, and data transfer bandwidth. To enhance efficiency, model quantization has become essential, driving the evolution of data formats from 32-bit and 16-bit to 8-bit, 6-bit, and 4-bit in both integer and floating-point representations. Previously, at the RISC-V Summit, North America, 2024, we proposed the Sub-FP8 extension for RISC-V, a novel approach to low-precision floating-point computation. In this work, we further provide Sub-FP8 support in the LLVM backend, along with C/C++ intrinsics to facilitate its integration into machine learning workloads. In addition, a reference design of Sub-FP8 is in the on-going work to integrate with CVA6 and FPnew core from open hardware. In our reference design, we also look at the issues to integrate Sub-FP8 with risc-v vector and matrix extensions, respectively. Experiments and simulations with Toolkits such as Spike and Gem5 will be also presented."
description: "Numerical code is usually conceived using real numbers. However, programming languages only provide constructs operating at the lower abstraction level of machine encoding arithmetic. This work introduces an MLIR dialect for representing computations on real numbers at a high abstraction level. This enables more opportunities of arithmetic optimizations than those supported by current compilers. Such optimisations are particularly relevant when compiling a high-level mathematical description to application-specific hardware, for instance in signal processing and AI acceleration."
13
+
14
+
- title: "CuSan: a data race detector for CUDA based on ThreadSanitizer"
description: "CuSan is a tool for detecting data races between (asynchronous) CUDA calls and the host. To achieve this, we analyze and instrument CUDA API usage in the target code during compilation with Clang/LLVM to track CUDA-specific concurrency, memory accesses and synchronization semantics. Our runtime then exposes this information to ThreadSanitizer for final data race analysis."
19
+
20
+
- title: "SonicMachine: Scalable Architecture Description using MLIR"
description: "SonicMachine is a novel MLIR dialect designed to efficiently represent complex, large-scale machine learning architectures, addressing the challenges of modeling hierarchical structures and data movement in modern accelerators. By leveraging MLIR's shape system, SonicMachine enables explicit representation of interconnections and performance attributes through operations like slice, concat, and broadcast, along with builder functions and templates for scalable descriptions. This work demonstrates how compiler infrastructure can facilitate expressive, hierarchical hardware modeling, providing a foundation for analysis, optimization, and efficient system design."
description: "While machine learning tools become simpler by the day, developing robust environments for those tools to operate in remains an open challenge. Rulebook is an MLIR and coroutine-based DSL aimed at building environments and simplifying their interoperability. This talk describes the issues found at the boundaries between machine learning agents and machine learning environments from a programming language perspective, how Rulebook solves them, what challenges prevent other languages from adopting the same constructs, how the language leverages LLVM and MLIR to achieve its purpose, and various tips and tricks learned from implementing co-routines on top of MLIR."
31
+
32
+
- title: "Code-generation of highly efficient finite element operations using the MLIR compiler infrastructure"
description: "In this poster, we present NektarIR, a work-in-progress high-level intermediate representation of high-order finite element operations, built using the MLIR compiler infrastructure. Our goal is to address the software fragmentation that arises in developing highly efficient finite element kernels for heterogeneous hardware by enabling the generation of hardware-specific JIT-compiled kernels through both MLIR and LLVM. We demonstrate the initial stages in the development of our MLIR dialect and the performance of JIT-compiled finite kernels, tested as a back-end for the Nektar++ spectral/hp element framework."
0 commit comments