You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: hardware/cpu/README.md
+16-15Lines changed: 16 additions & 15 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -25,19 +25,20 @@ The S1C88V20 operates with a handful of registers. The CPU is an amalgamation of
25
25
26
26
Here, _#hh_ and _#ll_ are immediate data used for addressing operations. _00_ is a fixed zero value and blank means the option is not available. Not having a page register means there is no method of using it for indirectly addressing data.
27
27
28
-
| Page | 16-bit | 8-bit Hi | 8-bit Lo | Description |
||`IP`|`XP`|`YP`| Index pages (only in PUSH/POP) |
41
42
42
43
### BA pair register
43
44
@@ -57,7 +58,7 @@ These are general-purpose registers intended for indirect addressing. They use X
57
58
58
59
### Page registers
59
60
60
-
In order to access 24-bit addresses using registers, separate page registers are available. IX and IY both provide 24-bit addresses using the XP and YP registers, respectively, as their upper 8 bits. HL, BR, and absolute addressing use the Expand Page register, EP, for selecting the page. It is generally good practice to maintain EP as 00h unless otherwise necessary.
61
+
In order to access 24-bit addresses using registers, separate page registers are available. IX and IY both provide 24-bit addresses using the XP and YP registers, respectively, as their uppermost 8 bits. HL, BR, and absolute addressing use the Expand Page register, EP, for selecting the page. It is generally good practice to maintain EP as 00h unless otherwise necessary.
61
62
62
63
### PC register
63
64
@@ -106,7 +107,7 @@ For most operations, this is a copy of the [most significant bit](/Glossary.md#s
106
107
107
108
#### Decimal mode
108
109
109
-
For operations which support this mode, it causes the operation to treat the operands as being in Binary Coded Decimal form. The exact mechanics of which are described on each supporting operator's documentation.
110
+
For operations which support this mode, it causes the operation to treat the operands as being in Binary Coded Decimal form. The exact mechanics of which are described in each supporting operator's documentation.
110
111
111
112
In this mode, only Z and C flags can be set. V and N are always reset to 0.
0 commit comments