We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1448426 commit 6dde0bcCopy full SHA for 6dde0bc
llvm/lib/Target/RISCV/RISCVVLOptimizer.cpp
@@ -1486,7 +1486,6 @@ bool RISCVVLOptimizer::tryReduceVL(MachineInstr &MI) const {
1486
}
1487
1488
bool RISCVVLOptimizer::runOnMachineFunction(MachineFunction &MF) {
1489
- assert(DemandedVLs.size() == 0);
1490
if (skipFunction(MF.getFunction()))
1491
return false;
1492
@@ -1499,6 +1498,8 @@ bool RISCVVLOptimizer::runOnMachineFunction(MachineFunction &MF) {
1499
1498
1500
TII = ST.getInstrInfo();
1501
+ assert(DemandedVLs.empty());
1502
+
1503
// For each instruction that defines a vector, compute what VL its
1504
// downstream users demand.
1505
for (MachineBasicBlock *MBB : post_order(&MF)) {
0 commit comments