Skip to content

Commit 7861e08

Browse files
Gustavo Romerodgibson
authored andcommitted
spapr: Fix typos in comments and macro indentation
This commit fixes typos in spapr_vio_reg_to_irq() comments and a macro indentation. Signed-off-by: Gustavo Romero <[email protected]> Message-Id: <[email protected]> Acked-by: Cédric Le Goater <[email protected]> Signed-off-by: David Gibson <[email protected]>
1 parent a816f2d commit 7861e08

File tree

2 files changed

+4
-4
lines changed

2 files changed

+4
-4
lines changed

hw/ppc/spapr_vio.c

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -420,7 +420,7 @@ static void spapr_vio_busdev_reset(DeviceState *qdev)
420420
}
421421

422422
/*
423-
* The register property of a VIO device is defined in livirt using
423+
* The register property of a VIO device is defined in libvirt using
424424
* 0x1000 as a base register number plus a 0x1000 increment. For the
425425
* VIO tty device, the base number is changed to 0x30000000. QEMU uses
426426
* a base register number of 0x71000000 and then a simple increment.
@@ -450,7 +450,7 @@ static inline uint32_t spapr_vio_reg_to_irq(uint32_t reg)
450450

451451
} else if (reg >= 0x30000000) {
452452
/*
453-
* VIO tty devices register values, when allocated by livirt,
453+
* VIO tty devices register values, when allocated by libvirt,
454454
* are mapped in range [0xf0 - 0xff], gives us a maximum of 16
455455
* vtys.
456456
*/
@@ -459,7 +459,7 @@ static inline uint32_t spapr_vio_reg_to_irq(uint32_t reg)
459459
} else {
460460
/*
461461
* Other VIO devices register values, when allocated by
462-
* livirt, should be mapped in range [0x00 - 0xef]. Conflicts
462+
* libvirt, should be mapped in range [0x00 - 0xef]. Conflicts
463463
* will be detected when IRQ is claimed.
464464
*/
465465
irq = (reg >> 12) & 0xff;

include/hw/ppc/xive_regs.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -71,7 +71,7 @@
7171
* QW word 2 contains the valid bit at the top and other fields
7272
* depending on the QW.
7373
*/
74-
#define TM_WORD2 0x8
74+
#define TM_WORD2 0x8
7575
#define TM_QW0W2_VU PPC_BIT32(0)
7676
#define TM_QW0W2_LOGIC_SERV PPC_BITMASK32(1, 31) /* XX 2,31 ? */
7777
#define TM_QW1W2_VO PPC_BIT32(0)

0 commit comments

Comments
 (0)