@@ -159,13 +159,29 @@ static uint64_t pxa2xx_pic_mem_read(void *opaque, hwaddr offset,
159
159
unsigned size ) {
160
160
161
161
switch (offset ) {
162
+ case 0x00 :
163
+ case 0x10 :
164
+ case 0x24 :
165
+ case 0x3C :
166
+ case 0x40 :
167
+ case 0x44 :
168
+ case 0x48 :
169
+ case 0x50 :
170
+ case 0x60 :
171
+ case 0x64 :
172
+ case 0x78 :
173
+ case 0x84 :
174
+ case 0xbc :
175
+ case 0xf0 :
176
+ case 0xF8 :
162
177
case SYS_STAT_OFFSET :
163
178
case PMU_CTRL_OFFSET :
164
179
case CLK_CTRL_OFFSET :
165
180
return getValue (offset );
166
181
167
182
default :
168
- qemu_log_mask (LOG_UNIMP , "Read from 0x%llX\n" , offset + 0x50000000 );
183
+ qemu_log_mask (LOG_UNIMP , "%s: unknown register 0x%02" HWADDR_PRIx "\n" ,
184
+ __func__ , offset );
169
185
}
170
186
return 0 ;
171
187
}
@@ -174,16 +190,35 @@ static void pxa2xx_pic_mem_write(void *opaque, hwaddr offset,
174
190
uint64_t value , unsigned size ) {
175
191
176
192
switch (offset ) {
193
+ case 0x00 :
194
+ case 0x10 :
195
+ case 0x24 :
196
+ case 0x3c :
197
+ case 0x40 :
198
+ case 0x44 :
199
+ case 0x48 :
200
+ case 0x50 :
201
+ case 0x60 :
202
+ case 0x64 :
203
+ case 0x74 :
204
+ case 0x78 :
205
+ case 0x80 :
206
+ case 0x84 :
207
+ case 0xa4 :
208
+ case 0xc0 :
209
+ case 0xf0 :
210
+ case 0xf8 :
177
211
case SYS_STAT_OFFSET :
178
212
case PMU_CTRL_OFFSET :
179
213
case CLK_CTRL_OFFSET : {
180
214
uint32_t current = getValue (offset );;
181
- printf ("Write 0x%08llX to 0x%llX (was 0x%08X)\n" , value , offset + 0x50000000 , current );
215
+ // printf("Write 0x%08llX to 0x%llX (was 0x%08X)\n", value, offset + 0x50000000, current);
182
216
break ;
183
217
}
184
218
185
219
default :
186
- printf ("Write 0x%llX to 0x%llX\n" , value , offset + 0x50000000 );
220
+ qemu_log_mask (LOG_UNIMP , "%s: unknown register 0x%02" HWADDR_PRIx "\n" ,
221
+ __func__ , offset );
187
222
break ;
188
223
}
189
224
@@ -418,6 +453,20 @@ static void da1469x_soc_realize(DeviceState *dev_soc, Error **errp) {
418
453
419
454
create_unimplemented_device ("PSRAM" , 0x00000000 , 0xFFFFFFFF );
420
455
456
+ create_unimplemented_device ("QSPIF_S" , 0x36000000 , 0x2000000 );
457
+ create_unimplemented_device ("QSPIC" , 0x38000000 , 0x2000000 );
458
+ create_unimplemented_device ("TIMER2" , 0x50010300 , 0x100 );
459
+ create_unimplemented_device ("SDADC" , 0x50020800 , 0x100 );
460
+ create_unimplemented_device ("CHIP_VERSION" , 0x50040200 , 0x100 );
461
+ create_unimplemented_device ("CRG_COM" , 0x50020900 , 0x100 );
462
+ create_unimplemented_device ("GPIO" , 0x50020A00 , 0x200 );
463
+ create_unimplemented_device ("GPADC" , 0x50030900 , 0x100 );
464
+ create_unimplemented_device ("DCDC" , 0x50000300 , 0x100 );
465
+ create_unimplemented_device ("SYS_WDOG" , 0x50000700 , 0x100 );
466
+ create_unimplemented_device ("GPREG" , 0x50040300 , 0x100 );
467
+ create_unimplemented_device ("CHARGER" , 0x50040400 , 0x100 );
468
+ create_unimplemented_device ("MEMCTRL" , 0x50050000 , 0x100 );
469
+
421
470
// Power Domains Controller
422
471
create_unimplemented_layer ("PDC" , 0x50000200 , 0x100 );
423
472
0 commit comments