Skip to content

Commit fef16d2

Browse files
committed
Change armv7a-none-eabihf CFLAGS to assume only single-precision FPU
Not all ARMv7-A CPUs have a double-precision FPU. So adjust the CFLAGS from `+vfpv3` (which assumes 32 double-precision registers) to `+fp` (which only assumes 16 double-precision registers).
1 parent 9b91c3e commit fef16d2

File tree

1 file changed

+1
-1
lines changed
  • src/ci/docker/host-x86_64/dist-various-1

1 file changed

+1
-1
lines changed

src/ci/docker/host-x86_64/dist-various-1/Dockerfile

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -130,7 +130,7 @@ ENV CFLAGS_armv5te_unknown_linux_musleabi="-march=armv5te -marm -mfloat-abi=soft
130130
CC_armv7a_none_eabi=arm-none-eabi-gcc \
131131
CC_armv7a_none_eabihf=arm-none-eabi-gcc \
132132
CFLAGS_armv7a_none_eabi=-march=armv7-a \
133-
CFLAGS_armv7a_none_eabihf=-march=armv7-a+vfpv3 \
133+
CFLAGS_armv7a_none_eabihf=-march=armv7-a+fp \
134134
CC_armv8r_none_eabihf=arm-none-eabi-gcc \
135135
CFLAGS_armv8r_none_eabihf="-march=armv8-r+fp.sp -mfpu=fp-armv8" \
136136
CC_aarch64_unknown_none_softfloat=aarch64-none-elf-gcc \

0 commit comments

Comments
 (0)