We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 495a099 commit a9b68a6Copy full SHA for a9b68a6
template/config.tcl
@@ -19,7 +19,7 @@ set ::env(VERILOG_FILES) [glob $::env(DESIGN_DIR)/*.v]
19
20
# absolute die size
21
set ::env(FP_SIZING) absolute
22
-set ::env(DIE_AREA) "0 0 100 100"
+set ::env(DIE_AREA) "0 0 105 105"
23
set ::env(FP_CORE_UTIL) 45
24
set ::env(PL_BASIC_PLACEMENT) {1}
25
0 commit comments