Skip to content

Commit c89ece6

Browse files
Standardize all the cmsis_nvic.h defines
1 parent 6db8833 commit c89ece6

File tree

8 files changed

+8
-32
lines changed

8 files changed

+8
-32
lines changed

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L432xC/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 99
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_START
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START
2222

2323
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L433xC/cmsis_nvic.h

Lines changed: 1 addition & 25 deletions
Original file line numberDiff line numberDiff line change
@@ -17,31 +17,7 @@
1717
#ifndef MBED_CMSIS_NVIC_H
1818
#define MBED_CMSIS_NVIC_H
1919

20-
#if !defined(MBED_ROM_START)
21-
#define MBED_ROM_START 0x8000000
22-
#endif
23-
24-
#if !defined(MBED_ROM_SIZE)
25-
#define MBED_ROM_SIZE 0x40000 // 256 KB
26-
#endif
27-
28-
#if !defined(MBED_RAM_START)
29-
#define MBED_RAM_START 0x20000000
30-
#endif
31-
32-
#if !defined(MBED_RAM_SIZE)
33-
#define MBED_RAM_SIZE 0xc000 // 48 KB
34-
#endif
35-
36-
#if !defined(MBED_RAM1_START)
37-
#define MBED_RAM1_START 0x10000000
38-
#endif
39-
40-
#if !defined(MBED_RAM1_SIZE)
41-
#define MBED_RAM1_SIZE 0x4000 // 16 KB
42-
#endif
43-
4420
#define NVIC_NUM_VECTORS 99
45-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_START
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START
4622

4723
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L443xC/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 99
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_START
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START
2222

2323
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L471xG/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 98
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM1_START
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START
2222

2323
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L475xG/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 98
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM1_START // Vectors positioned at start of SRAM2
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START // Vectors positioned at start of SRAM2
2222

2323
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L476xG/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 98
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM1_START // Vectors positioned at start of SRAM2
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START // Vectors positioned at start of SRAM2
2222

2323
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L486xG/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 98
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM1_START // Vectors positioned at start of SRAM2
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START // Vectors positioned at start of SRAM2
2222

2323
#endif

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/cmsis_nvic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,6 @@
1818
#define MBED_CMSIS_NVIC_H
1919

2020
#define NVIC_NUM_VECTORS 107
21-
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_START
21+
#define NVIC_RAM_VECTOR_ADDRESS MBED_RAM_BANK_IRAM2_START
2222

2323
#endif

0 commit comments

Comments
 (0)