We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ac714ed commit 5d0905aCopy full SHA for 5d0905a
README.md
@@ -58,7 +58,9 @@ IMG!!!!!!!!!!!!!!!! to intro three type processor and timeline.
58
* 64-bits FSM
59
* written by chisel3
60
61
-In fact, TreeCoreL1 is not just a processor, it only supplies the basic implement of Turing machine model: 'loop + '.
+In fact, TreeCoreL1 is not a processor, it is a bundle of some independent verilator programs and common chisel modules writing for learning.
62
+
63
+List!!!!
64
IMG!!!!
65
66
**TreeCoreL2**<span id="id_tcl2"></span>
0 commit comments