Skip to content

Commit 5f10d19

Browse files
committed
Merge branch 'tc-l2' into dev
2 parents fe1e91a + 74b3d6a commit 5f10d19

File tree

9 files changed

+14
-13
lines changed

9 files changed

+14
-13
lines changed

rtl/Makefile

Lines changed: 14 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -265,28 +265,29 @@ socLintCheck: socNameCheck
265265
$(MAKE) -C $(YSYXSOC_HOME)/lint/ lint-unused
266266
@echo -e "\033[1;32mlint-unused check done\033[0m"
267267

268-
socPrevBuild: chiselBuild socTopModify
269-
# FIXME: if only need to moidfy core, commit it
270-
# @cp $(YSYXSOC_HOME)/soc/ysyxSoCFull.v $(BUILD_DIR)/soc
268+
socPrevBuild: changeTargetToSoCTop chiselBuild socNameCheck
269+
# FIXME: if only need to moidfy core, comment below two lines
270+
# need to remove 'TestHarness' module from the ysyxSoCFull.v,
271+
# because it is the test top module
272+
@cp $(YSYXSOC_HOME)/soc/ysyxSoCFull.v $(BUILD_DIR)/soc
271273
@sed -i s/ysyx_000000/ysyx_210324/g $(BUILD_DIR)/soc/ysyxSoCFull.v
274+
@sed -i '/module TestHarness/,/endmodule/d' $(BUILD_DIR)/soc/ysyxSoCFull.v
272275
verilator $(SOC_FLAGS)
273276

274-
# socBuild: socPrevBuild
275-
# $(MAKE) VM_PARALLEL_BUILDS=1 OPT_FAST="-O3" -C $(SOC_COMPILE_HOME) -f V$(SOC_VSRC_TOP).mk -j2
276-
277-
socBuild: changeTargetToSoCTop chiselBuild socNameCheck
278-
@cp $(BUILD_DIR)/soc/ysyx_210324.v ../../oscpu/projects/soc/vsrc/
277+
socBuild: socPrevBuild
278+
$(MAKE) VM_PARALLEL_BUILDS=1 OPT_FAST="-O3" -C $(SOC_COMPILE_HOME) -f V$(SOC_VSRC_TOP).mk -j1
279279

280280
socTest:
281-
@cp $(BUILD_DIR)/soc/ysyx_210324.v ../../oscpu-submit/projects/soc/vsrc/
282-
283-
socRun:
284-
# $(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/flash/hello-flash.bin
281+
$(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/flash/hello-flash.bin
285282
# $(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/flash/memtest-flash.bin
286283
# $(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/flash/rtthread-flash.bin
287284
# $(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/loader/hello-loader.bin
288285
# $(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/loader/memtest-loader.bin
289286
# $(SOC_VSRC_HOME)/emu -i $(YSYXSOC_HOME)/program/bin/loader/rtthread-loader.bin
287+
288+
socSubmit:
289+
@cp $(BUILD_DIR)/soc/ysyx_210324.v ../../oscpu-submit/projects/soc/vsrc/
290+
290291
###### clean target ######
291292
cleanBuild:
292293
rm -rf $(BUILD_DIR)
@@ -307,5 +308,5 @@ cleanAll: cleanBuild cleanMillOut cleanDepRepo
307308
simpleTestBuild riscvTestBuild cpuTestBuild amTestBuild coremarkTestBuild \
308309
dhrystoneTestBuild microbenchTestBuild fecmuxTestBuild demoTest \
309310
simpleRecursiveTest riscvRecursiveTest cpuRecursiveTest unit-test \
310-
socTopModify socNameCheck socLintCheck socPrevBuild socBuild socTest socRun\
311+
socTopModify socNameCheck socLintCheck socPrevBuild socBuild socSubmit socTest\
311312
cleanBuild cleanMillOut cleanDepRepo cleanAll
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.

0 commit comments

Comments
 (0)