Skip to content

Commit 65044d3

Browse files
committed
feat: add core io define
1 parent 48fbe32 commit 65044d3

File tree

1 file changed

+16
-0
lines changed

1 file changed

+16
-0
lines changed

rtl/tc_l3/src/main/scala/core/Core.scala

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,23 @@ package treecorel3
33
import chisel._
44
import chisel.uitl._
55

6+
class HostIO(implicit p: Parameters) extends Bundle {
7+
val fromhost = Flipped(Valid(UInt(xlen.W)))
8+
val tohost = Output(UInt(xlen.W))
9+
}
10+
11+
class CoreIO(implicit p: Parameters) extends Bundle {
12+
val host = new HostIO
13+
val icache = Flipped((new CacheIO))
14+
val dcache = Flipped((new CacheIO))
15+
}
16+
617
class Core(implicit val p: Parameters) extends Module {
18+
val io = IO(new CoreIO)
719
val dpath = Module(new DataPath)
820
val ctrl = Module(new Control)
21+
22+
io.icache <> dpath.io.icache
23+
io.dcache <> dpath.io.dcache
24+
ctrl.io <> dpath.io.ctrl
925
}

0 commit comments

Comments
 (0)