We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 43d624a commit 87086edCopy full SHA for 87086ed
README.md
@@ -64,6 +64,13 @@ List!!!!
64
IMG!!!!
65
66
**TreeCoreL2**<span id="id_tcl2"></span>
67
+<p align="center">
68
+ <img src="https://raw.githubusercontent.com/microdynamics-cpu/tree-core-cpu-res/main/treecore-l2-arch.drawio.svg"/>
69
+ <p align="center">
70
+ TreeCoreL2 data flow graph
71
+ </p>
72
+</p>
73
+
74
* 64-bits single-issue, five-stage pipeline riscv core
75
* written by chisel3
76
* support RISCV integer(I) instruction set
0 commit comments