We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 77e5734 commit ac2f46eCopy full SHA for ac2f46e
src/modm/platform/clock/stm32/rcc.hpp.in
@@ -696,15 +696,15 @@ public:
696
* f(VCO clock) = f(PLLI2S clock input) × (PLLI2SN / PLLM)
697
* f(PLL I2S clock output) = f(VCO clock) / PLLI2SR
698
* \endcode
699
- *
700
+ *
701
* \param pllN
702
* PLLI2S multiplication factor for VCO
703
* Caution: The software has to set these bits correctly
704
* to ensure that the VCO output frequency
705
- * is between 100 and 432 MHz.
+ * is between 100 and 432 MHz.
706
* 50 <= PLLI2SN <= 432
707
708
* \param pllR
709
* PLLI2S division factor for I2S clocks
710
* Caution: The I2Ss requires a frequency lower than
0 commit comments