Skip to content

Commit 5e88c04

Browse files
Merge pull request #7 from nipunaw/vertical-integration
Vertical integration - Final bug fixes, updates to readme
2 parents 1349310 + e0acd31 commit 5e88c04

File tree

2 files changed

+44
-8
lines changed

2 files changed

+44
-8
lines changed

README.md

Lines changed: 31 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -2,13 +2,6 @@
22

33
FPGA and software crossover to bring your microphone clarity and fidelity
44

5-
**[Time Logs]**
6-
Time logging notes beyond git commits are available in **resources/**.
7-
8-
**[Hardware]**
9-
10-
VHDL files included in 'vhdl' folder. Schematic files included in 'schematics' folder.
11-
125
**[Software]**
136

147
Dependencies:
@@ -24,3 +17,34 @@ Steps to run:
2417
Current development is done on Windows and the main target platform is Windows. This application is built using ElectronJS and ReactJS
2518

2619
Note: When installing packages, a warning will appear about npm package vulnerabilities. This is not a concern and is addressed here: https://github.com/facebook/create-react-app/issues/11174
20+
21+
**[Hardware]**
22+
23+
VHDL files included in 'vhdl' folder. Schematic files included in 'schematics' folder.
24+
25+
Synthesizing steps:
26+
27+
The HDL is synthesized by the Vivado 2021.1 build system. It has not been tested on other versions of Vivado.
28+
1. Download the Vivado project zip file from the Releases tab.
29+
2. Unzip the archive and open the project in Vivado
30+
3. Double click on "Generate Bitstream" to generate the bitstream for the Arty A7-35 (xc7a35ticsg324-1L) FPGA, which is preconfigured. Other devices may be selected, however neither performance nor compatibility are guaranteed.
31+
32+
The default pinout, which can also be found in the constraint file, is:
33+
clk - E3
34+
rst - C2
35+
sampleIn[0:7] - D4, D3, F4, F3, E2, D2, H2, G2
36+
sampleOut[0:7] - G13, B11, A11, D12, D13, B18, A18, K16
37+
38+
For status of the filter on the Arty A7 devboard, it outputs to a status LED:
39+
filterActive - H5
40+
41+
The switch on the devboard enables the filter
42+
filterEn - A8
43+
44+
45+
The pins for the TLC0820:
46+
extCS - E15
47+
extRD - E16
48+
extReady - D15
49+
50+
The MX7224 is held in transparent mode

src/functions/serial.ts

Lines changed: 13 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,15 @@
1+
export async function writeSerial(data : Uint8Array) {
2+
let navigator: any = window.navigator;
3+
const port = await navigator.serial.requestPort();
4+
await port.open({ baudRate: 115200 });
5+
6+
const writer = port.writable.getWriter();
7+
await writer.write(data);
8+
writer.releaseLock();
9+
10+
await port.close();
11+
}
12+
113
const accessPort = () => {
214
let navigator: any = window.navigator;
315
navigator.serial
@@ -12,7 +24,7 @@ const accessPort = () => {
1224
return undefined;
1325
};
1426

15-
export const writeSerial = (data: Uint8Array) => {
27+
export const writeSerial_WIP = (data: Uint8Array) => {
1628
const port = accessPort() as any;
1729
if (port) {
1830
const writer = port.writable.getWriter();

0 commit comments

Comments
 (0)