Skip to content

Commit affad6d

Browse files
authored
FIX: Construct YAML file name from passed module name (#8)
* fix yml module name input * FIX f string
1 parent 6a622db commit affad6d

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

tools/converter.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -464,7 +464,7 @@ def all_interfaces(module):
464464
for interface_el in interface_list:
465465
converter = FSLConverter(
466466
interface_name=interface_el,
467-
interface_spec_file=Path(__file__).parent.parent / "specs/fsl_preprocess_param.yml")
467+
interface_spec_file=Path(__file__).parent.parent / f"specs/fsl_{module_name}_param.yml")
468468
converter.pydra_specs(write=True, dirname=dirname_interf)
469469

470470
if __name__ == '__main__':

0 commit comments

Comments
 (0)