Skip to content

Commit 0539383

Browse files
nordic-seglnordic-piks
authored andcommitted
samples: event_manager_proxy: Run sample on L15, LM20 and LV10
Add overlays required to run the event_manager_proxy on: - nRF54L15 DK, - nRF54LM20A PDK, - nRF54LV10A DK. Signed-off-by: Sebastian Głąb <[email protected]>
1 parent 6cb8263 commit 0539383

9 files changed

+312
-0
lines changed

samples/event_manager_proxy/Kconfig.sysbuild

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -11,4 +11,7 @@ config REMOTE_BOARD
1111
default "nrf5340dk/nrf5340/cpunet" if BOARD_NRF5340DK_NRF5340_CPUAPP
1212
default "nrf5340dk/nrf5340/cpunet" if BOARD_NRF5340DK_NRF5340_CPUAPP_NS
1313
default "nrf54h20dk/nrf54h20/cpuppr" if BOARD_NRF54H20DK_NRF54H20_CPUAPP
14+
default "nrf54l15dk/nrf54l15/cpuflpr" if BOARD_NRF54L15DK_NRF54L15_CPUAPP
15+
default "nrf54lm20pdk/nrf54lm20a/cpuflpr" if BOARD_NRF54LM20PDK_NRF54LM20A_CPUAPP
16+
default "nrf54lv10dk/nrf54lv10a/cpuflpr" if BOARD_NRF54LV10DK_NRF54LV10A_CPUAPP
1417
default "UNKNOWN"
Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
chosen {
9+
/delete-property/ zephyr,bt-hci;
10+
};
11+
12+
soc {
13+
reserved-memory {
14+
#address-cells = <1>;
15+
#size-cells = <1>;
16+
17+
sram_rx: memory@20018000 {
18+
reg = <0x20018000 0x8000>;
19+
};
20+
21+
sram_tx: memory@20020000 {
22+
reg = <0x20020000 0x8000>;
23+
};
24+
};
25+
};
26+
27+
ipc {
28+
ipc0: ipc0 {
29+
compatible = "zephyr,ipc-icmsg";
30+
dcache-alignment = <32>;
31+
tx-region = <&sram_tx>;
32+
rx-region = <&sram_rx>;
33+
mboxes = <&cpuapp_vevif_rx 20>, <&cpuapp_vevif_tx 21>;
34+
mbox-names = "rx", "tx";
35+
status = "okay";
36+
};
37+
};
38+
};
39+
40+
&cpuapp_vevif_rx {
41+
status = "okay";
42+
};
43+
44+
&cpuapp_vevif_tx {
45+
status = "okay";
46+
};
Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
chosen {
9+
/delete-property/ zephyr,bt-hci;
10+
};
11+
12+
soc {
13+
reserved-memory {
14+
#address-cells = <1>;
15+
#size-cells = <1>;
16+
17+
sram_rx: memory@20057c00 {
18+
reg = <0x20057c00 0x8000>;
19+
};
20+
21+
sram_tx: memory@2005fc00 {
22+
reg = <0x2005fc00 0x8000>;
23+
};
24+
};
25+
};
26+
27+
ipc {
28+
ipc0: ipc0 {
29+
compatible = "zephyr,ipc-icmsg";
30+
dcache-alignment = <32>;
31+
tx-region = <&sram_tx>;
32+
rx-region = <&sram_rx>;
33+
mboxes = <&cpuapp_vevif_rx 20>, <&cpuapp_vevif_tx 21>;
34+
mbox-names = "rx", "tx";
35+
status = "okay";
36+
};
37+
};
38+
};
39+
40+
&cpuapp_vevif_rx {
41+
status = "okay";
42+
};
43+
44+
&cpuapp_vevif_tx {
45+
status = "okay";
46+
};
Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
chosen {
9+
/delete-property/ zephyr,bt-hci;
10+
};
11+
12+
soc {
13+
reserved-memory {
14+
#address-cells = <1>;
15+
#size-cells = <1>;
16+
17+
sram_rx: memory@2000fc00 {
18+
reg = <0x2000fc00 0x8000>;
19+
};
20+
21+
sram_tx: memory@20017c00 {
22+
reg = <0x20017c00 0x8000>;
23+
};
24+
};
25+
};
26+
27+
ipc {
28+
ipc0: ipc0 {
29+
compatible = "zephyr,ipc-icmsg";
30+
dcache-alignment = <32>;
31+
tx-region = <&sram_tx>;
32+
rx-region = <&sram_rx>;
33+
mboxes = <&cpuapp_vevif_rx 20>, <&cpuapp_vevif_tx 21>;
34+
mbox-names = "rx", "tx";
35+
status = "okay";
36+
};
37+
};
38+
};
39+
40+
&cpuapp_vevif_rx {
41+
status = "okay";
42+
};
43+
44+
&cpuapp_vevif_tx {
45+
status = "okay";
46+
};
Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
soc {
9+
reserved-memory {
10+
#address-cells = <1>;
11+
#size-cells = <1>;
12+
13+
sram_tx: memory@20018000 {
14+
reg = <0x20018000 0x8000>;
15+
};
16+
17+
sram_rx: memory@20020000 {
18+
reg = <0x20020000 0x8000>;
19+
};
20+
};
21+
};
22+
23+
ipc {
24+
ipc0: ipc0 {
25+
compatible = "zephyr,ipc-icmsg";
26+
dcache-alignment = <32>;
27+
tx-region = <&sram_tx>;
28+
rx-region = <&sram_rx>;
29+
mboxes = <&cpuflpr_vevif_rx 21>, <&cpuflpr_vevif_tx 20>;
30+
mbox-names = "rx", "tx";
31+
status = "okay";
32+
};
33+
};
34+
};
35+
36+
&cpuflpr_vevif_rx {
37+
status = "okay";
38+
};
39+
40+
&cpuflpr_vevif_tx {
41+
status = "okay";
42+
};
43+
44+
&uart30 {
45+
/delete-property/ hw-flow-control;
46+
};
Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
soc {
9+
reserved-memory {
10+
#address-cells = <1>;
11+
#size-cells = <1>;
12+
13+
sram_tx: memory@20057c00 {
14+
reg = <0x20057c00 0x8000>;
15+
};
16+
17+
sram_rx: memory@2005fc00 {
18+
reg = <0x2005fc00 0x8000>;
19+
};
20+
};
21+
};
22+
23+
ipc {
24+
ipc0: ipc0 {
25+
compatible = "zephyr,ipc-icmsg";
26+
dcache-alignment = <32>;
27+
tx-region = <&sram_tx>;
28+
rx-region = <&sram_rx>;
29+
mboxes = <&cpuflpr_vevif_rx 21>, <&cpuflpr_vevif_tx 20>;
30+
mbox-names = "rx", "tx";
31+
status = "okay";
32+
};
33+
};
34+
};
35+
36+
&cpuflpr_vevif_rx {
37+
status = "okay";
38+
};
39+
40+
&cpuflpr_vevif_tx {
41+
status = "okay";
42+
};
43+
44+
&uart30 {
45+
/delete-property/ hw-flow-control;
46+
};
Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
#
2+
# Copyright (c) 2024 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
#
6+
################################################################################
7+
8+
CONFIG_LOG=y
9+
CONFIG_LOG_MODE_MINIMAL=y
10+
CONFIG_ASSERT=n
11+
CONFIG_LOG_BACKEND_UART=n
12+
13+
CONFIG_BOOT_BANNER=n
14+
CONFIG_EARLY_CONSOLE=y
15+
CONFIG_HEAP_MEM_POOL_SIZE=1024
16+
17+
CONFIG_SIZE_OPTIMIZATIONS=y
Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
soc {
9+
reserved-memory {
10+
#address-cells = <1>;
11+
#size-cells = <1>;
12+
13+
sram_tx: memory@2000fc00 {
14+
reg = <0x2000fc00 0x8000>;
15+
};
16+
17+
sram_rx: memory@20017c00 {
18+
reg = <0x20017c00 0x8000>;
19+
};
20+
};
21+
};
22+
23+
ipc {
24+
ipc0: ipc0 {
25+
compatible = "zephyr,ipc-icmsg";
26+
dcache-alignment = <32>;
27+
tx-region = <&sram_tx>;
28+
rx-region = <&sram_rx>;
29+
mboxes = <&cpuflpr_vevif_rx 21>, <&cpuflpr_vevif_tx 20>;
30+
mbox-names = "rx", "tx";
31+
status = "okay";
32+
};
33+
};
34+
};
35+
36+
&cpuflpr_vevif_rx {
37+
status = "okay";
38+
};
39+
40+
&cpuflpr_vevif_tx {
41+
status = "okay";
42+
};
43+
44+
&uart20 {
45+
/delete-property/ hw-flow-control;
46+
};

samples/event_manager_proxy/sample.yaml

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -42,3 +42,19 @@ tests:
4242
integration_platforms:
4343
- nrf54h20dk/nrf54h20/cpuapp
4444
timeout: 20
45+
sample.event_manager_proxy.nrf54l_cpuapp_cpuflpr:
46+
extra_args:
47+
- event_manager_proxy_SNIPPET=nordic-flpr
48+
platform_allow:
49+
- nrf54l15dk/nrf54l15/cpuapp
50+
- nrf54lm20pdk/nrf54lm20a/cpuapp
51+
- [email protected]/nrf54lm20a/cpuapp
52+
- [email protected]/nrf54lm20a/cpuapp
53+
- [email protected]/nrf54lm20a/cpuapp
54+
- nrf54lv10dk/nrf54lv10a/cpuapp
55+
- [email protected]/nrf54lv10a/cpuapp
56+
- [email protected]/nrf54lv10a/cpuapp
57+
integration_platforms:
58+
- nrf54l15dk/nrf54l15/cpuapp
59+
- nrf54lm20pdk/nrf54lm20a/cpuapp
60+
- nrf54lv10dk/nrf54lv10a/cpuapp

0 commit comments

Comments
 (0)