Skip to content

Commit af33032

Browse files
nordic-seglnordicjm
nordic-segl
authored and
nordicjm
committed
samples: benchmarks: coremark: Enable sample on nrf54lm20dk
Add overlays required to run the sample on nrf54lm20dk target. Signed-off-by: Sebastian Głąb <[email protected]>
1 parent 309dbb5 commit af33032

File tree

5 files changed

+100
-0
lines changed

5 files changed

+100
-0
lines changed

‎samples/benchmarks/coremark/boards/nrf54lm20dk_nrf54lm20a_cpuapp.conf

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
#
2+
# Copyright (c) 2025 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
6+
CONFIG_COREMARK_ITERATIONS=4000
7+
8+
CONFIG_LOG_MODE_IMMEDIATE=y

‎samples/benchmarks/coremark/boards/nrf54lm20dk_nrf54lm20a_cpuapp.overlay

Lines changed: 56 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
#include "app_aliases_common.overlay"
8+
9+
/* The following configuration is required to run the CPUFLPR core.
10+
* It is imported from the nordic-flpr snippet in the sdk-nrf repository.
11+
*/
12+
/ {
13+
soc {
14+
reserved-memory {
15+
#address-cells = <1>;
16+
#size-cells = <1>;
17+
cpuflpr_code_partition: image@1e5000 {
18+
/* FLPR core code partition */
19+
reg = <0x1e5000 DT_SIZE_K(96)>;
20+
};
21+
};
22+
23+
cpuflpr_sram_code_data: memory@20067c00 {
24+
compatible = "mmio-sram";
25+
reg = <0x20067c00 DT_SIZE_K(96)>;
26+
#address-cells = <1>;
27+
#size-cells = <1>;
28+
ranges = <0x0 0x20067c00 DT_SIZE_K(96)>;
29+
};
30+
};
31+
};
32+
33+
&cpuapp_sram {
34+
reg = <0x20000000 DT_SIZE_K(415)>;
35+
ranges = <0x0 0x20000000 DT_SIZE_K(415)>;
36+
};
37+
38+
&uart30 {
39+
status = "reserved";
40+
};
41+
42+
&cpuflpr_vpr {
43+
status = "okay";
44+
execution-memory = <&cpuflpr_sram_code_data>;
45+
source-memory = <&cpuflpr_code_partition>;
46+
};
47+
48+
&cpuapp_vevif_tx {
49+
status = "okay";
50+
};
51+
52+
/* The same set of GPIO and GPIOTE DTS nodes are enabled in the cpuapp and the cpuflpr targets.
53+
* This is done to allow control over one Button and one LED in each core. The benchmark code is
54+
* responsible for ensuring that each core exclusively uses the individual GPIO pin and the GPIOTE
55+
* instance that may be used with the GPIO pin (Button).
56+
*/

‎samples/benchmarks/coremark/boards/nrf54lm20dk_nrf54lm20a_cpuflpr.conf

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
#
2+
# Copyright (c) 2025 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
6+
CONFIG_COREMARK_ITERATIONS=4000
7+
8+
CONFIG_LOG_MODE_IMMEDIATE=y

‎samples/benchmarks/coremark/boards/nrf54lm20dk_nrf54lm20a_cpuflpr.overlay

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
/*
2+
* Copyright (c) 2025 Nordic Semiconductor ASA
3+
*
4+
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
*/
6+
7+
/ {
8+
aliases {
9+
button = &button3;
10+
led = &led3;
11+
};
12+
};
13+
14+
/* The same set of GPIO and GPIOTE DTS nodes are enabled in the cpuapp and the cpuflpr targets.
15+
* This is done to allow control over one Button and one LED in each core. The benchmark code is
16+
* responsible for ensuring that each core exclusively uses the individual GPIO pin and the GPIOTE
17+
* instance that may be used with the GPIO pin (Button).
18+
*/

‎samples/benchmarks/coremark/sample.yaml

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -16,6 +16,7 @@ tests:
1616
- nrf54l15dk/nrf54l05/cpuapp
1717
- nrf54l15dk/nrf54l10/cpuapp
1818
- nrf54l15dk/nrf54l15/cpuapp
19+
- nrf54lm20dk/nrf54lm20a/cpuapp
1920
- nrf54lm20pdk/nrf54lm20a/cpuapp
2021
- nrf54h20dk/nrf54h20/cpuapp
2122
integration_platforms:
@@ -26,6 +27,7 @@ tests:
2627
- nrf54l15dk/nrf54l05/cpuapp
2728
- nrf54l15dk/nrf54l10/cpuapp
2829
- nrf54l15dk/nrf54l15/cpuapp
30+
- nrf54lm20dk/nrf54lm20a/cpuapp
2931
- nrf54lm20pdk/nrf54lm20a/cpuapp
3032
- nrf54h20dk/nrf54h20/cpuapp
3133
tags:
@@ -43,6 +45,7 @@ tests:
4345
- nrf54l15dk/nrf54l05/cpuapp
4446
- nrf54l15dk/nrf54l10/cpuapp
4547
- nrf54l15dk/nrf54l15/cpuapp
48+
- nrf54lm20dk/nrf54lm20a/cpuapp
4649
- nrf54lm20pdk/nrf54lm20a/cpuapp
4750
- nrf54h20dk/nrf54h20/cpuapp
4851
integration_platforms:
@@ -53,6 +56,7 @@ tests:
5356
- nrf54l15dk/nrf54l05/cpuapp
5457
- nrf54l15dk/nrf54l10/cpuapp
5558
- nrf54l15dk/nrf54l15/cpuapp
59+
- nrf54lm20dk/nrf54lm20a/cpuapp
5660
- nrf54lm20pdk/nrf54lm20a/cpuapp
5761
- nrf54h20dk/nrf54h20/cpuapp
5862
tags:
@@ -78,6 +82,7 @@ tests:
7882
- nrf54l15dk/nrf54l05/cpuapp
7983
- nrf54l15dk/nrf54l10/cpuapp
8084
- nrf54l15dk/nrf54l15/cpuapp
85+
- nrf54lm20dk/nrf54lm20a/cpuapp
8186
- nrf54lm20pdk/nrf54lm20a/cpuapp
8287
- nrf54h20dk/nrf54h20/cpuapp
8388
integration_platforms:
@@ -88,6 +93,7 @@ tests:
8893
- nrf54l15dk/nrf54l05/cpuapp
8994
- nrf54l15dk/nrf54l10/cpuapp
9095
- nrf54l15dk/nrf54l15/cpuapp
96+
- nrf54lm20dk/nrf54lm20a/cpuapp
9197
- nrf54lm20pdk/nrf54lm20a/cpuapp
9298
- nrf54h20dk/nrf54h20/cpuapp
9399
tags:
@@ -106,6 +112,7 @@ tests:
106112
- nrf54l15dk/nrf54l05/cpuapp
107113
- nrf54l15dk/nrf54l10/cpuapp
108114
- nrf54l15dk/nrf54l15/cpuapp
115+
- nrf54lm20dk/nrf54lm20a/cpuapp
109116
- nrf54lm20pdk/nrf54lm20a/cpuapp
110117
- nrf54h20dk/nrf54h20/cpuapp
111118
integration_platforms:
@@ -116,6 +123,7 @@ tests:
116123
- nrf54l15dk/nrf54l05/cpuapp
117124
- nrf54l15dk/nrf54l10/cpuapp
118125
- nrf54l15dk/nrf54l15/cpuapp
126+
- nrf54lm20dk/nrf54lm20a/cpuapp
119127
- nrf54lm20pdk/nrf54lm20a/cpuapp
120128
- nrf54h20dk/nrf54h20/cpuapp
121129
tags:
@@ -134,6 +142,7 @@ tests:
134142
- nrf54l15dk/nrf54l05/cpuapp
135143
- nrf54l15dk/nrf54l10/cpuapp
136144
- nrf54l15dk/nrf54l15/cpuapp
145+
- nrf54lm20dk/nrf54lm20a/cpuapp
137146
- nrf54lm20pdk/nrf54lm20a/cpuapp
138147
- nrf54h20dk/nrf54h20/cpuapp
139148
integration_platforms:
@@ -144,6 +153,7 @@ tests:
144153
- nrf54l15dk/nrf54l05/cpuapp
145154
- nrf54l15dk/nrf54l10/cpuapp
146155
- nrf54l15dk/nrf54l15/cpuapp
156+
- nrf54lm20dk/nrf54lm20a/cpuapp
147157
- nrf54lm20pdk/nrf54lm20a/cpuapp
148158
- nrf54h20dk/nrf54h20/cpuapp
149159
tags:

0 commit comments

Comments
 (0)