Skip to content

Commit ea4c665

Browse files
Mirlenkohermabe
authored andcommitted
boards: nordic: nrf54lm20pdk: set 128 MHz clock frequency
MPSL works only on 128 MHz. Running on any other frequency may brick the 54L device due to the PLL trimming assuming 128 MHz CPU clock. Signed-off-by: Aleksandr Mirlenko <[email protected]>
1 parent d33871c commit ea4c665

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

boards/nordic/nrf54lm20pdk/nrf54lm20a_cpuapp_common.dtsi

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -28,8 +28,7 @@
2828
};
2929

3030
&hfpll {
31-
/* For now use 64 MHz clock for CPU and fast peripherals. */
32-
clock-frequency = <DT_FREQ_M(64)>;
31+
clock-frequency = <DT_FREQ_M(128)>;
3332
};
3433

3534
&lfxo {

0 commit comments

Comments
 (0)