We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 8475b5d commit 19c1b61Copy full SHA for 19c1b61
tests/arch/arm/arm_irq_vector_table/src/arm_irq_vector_table.c
@@ -25,11 +25,11 @@
25
*/
26
#define _ISR_OFFSET (TIMER0_IRQn + 1)
27
#elif defined(CONFIG_SOC_SERIES_NRF54LX)
28
-/* For nRF54L Series, use SWI00-02 interrupt lines. */
+/* For nRF54L Series use SWI00-02 interrupt lines. */
29
#define _ISR_OFFSET SWI00_IRQn
30
+/* For nRF54H and nRF92 Series use SWI05-08 interrupt lines. */
31
#elif defined(CONFIG_SOC_SERIES_NRF54HX) || defined(CONFIG_SOC_SERIES_NRF92X)
-/* For nRF54H and nRF92 Series, use BELLBOARD_0-2 interrupt lines. */
32
-#define _ISR_OFFSET BELLBOARD_0_IRQn
+#define _ISR_OFFSET SWI5_IRQn
33
#else
34
/* For other nRF targets, use TIMER0-2 interrupt lines. */
35
#define _ISR_OFFSET TIMER0_IRQn
0 commit comments