@@ -15,7 +15,7 @@ BUILD_ASSERT(((NRF_PULL_NONE == NRF_GPIO_PIN_NOPULL) &&
15
15
(NRF_PULL_UP == NRF_GPIO_PIN_PULLUP )),
16
16
"nRF pinctrl pull settings do not match HAL values" );
17
17
18
- #if defined( GPIO_PIN_CNF_DRIVE_E0E1 ) || defined( GPIO_PIN_CNF_DRIVE0_E0 )
18
+ #if NRF_GPIO_HAS_DRIVE_EXTRA
19
19
#define NRF_DRIVE_COUNT (NRF_DRIVE_E0E1 + 1)
20
20
#else
21
21
#define NRF_DRIVE_COUNT (NRF_DRIVE_H0D1 + 1)
@@ -29,7 +29,7 @@ static const nrf_gpio_pin_drive_t drive_modes[NRF_DRIVE_COUNT] = {
29
29
[NRF_DRIVE_D0H1 ] = NRF_GPIO_PIN_D0H1 ,
30
30
[NRF_DRIVE_S0D1 ] = NRF_GPIO_PIN_S0D1 ,
31
31
[NRF_DRIVE_H0D1 ] = NRF_GPIO_PIN_H0D1 ,
32
- #if defined( GPIO_PIN_CNF_DRIVE_E0E1 ) || defined ( GPIO_PIN_CNF_DRIVE0_E0 )
32
+ #if NRF_GPIO_HAS_DRIVE_EXTRA
33
33
[NRF_DRIVE_E0E1 ] = NRF_GPIO_PIN_E0E1 ,
34
34
#endif
35
35
};
@@ -498,7 +498,7 @@ int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
498
498
#endif /* defined(NRF_PSEL_TDM) */
499
499
#if defined(NRF_GRTC_CLKOUT_FAST )
500
500
case NRF_FUN_GRTC_CLKOUT_FAST :
501
- #if NRF_GPIO_HAS_SEL && defined( GPIO_PIN_CNF_CTRLSEL_GRTC )
501
+ #if NRF_GPIO_HAS_SEL && NRF_GPIO_HAS_CTRLSEL_GRTC
502
502
nrf_gpio_pin_control_select (psel , NRF_GPIO_PIN_SEL_GRTC );
503
503
#endif
504
504
dir = NRF_GPIO_PIN_DIR_OUTPUT ;
@@ -507,7 +507,7 @@ int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
507
507
#endif /* defined(NRF_GRTC_CLKOUT_FAST) */
508
508
#if defined(NRF_GRTC_CLKOUT_SLOW )
509
509
case NRF_FUN_GRTC_CLKOUT_32K :
510
- #if NRF_GPIO_HAS_SEL && defined( GPIO_PIN_CNF_CTRLSEL_GRTC )
510
+ #if NRF_GPIO_HAS_SEL && NRF_GPIO_HAS_CTRLSEL_GRTC
511
511
nrf_gpio_pin_control_select (psel , NRF_GPIO_PIN_SEL_GRTC );
512
512
#endif
513
513
dir = NRF_GPIO_PIN_DIR_OUTPUT ;
0 commit comments