@@ -266,9 +266,6 @@ struct uarte_nrfx_data {
266266/* If enabled then UARTE peripheral is using memory which is cacheable. */
267267#define UARTE_CFG_FLAG_CACHEABLE BIT(3)
268268
269- /* Indicates that workaround for spurious RXTO during restart shall be applied. */
270- #define UARTE_CFG_FLAG_SPURIOUS_RXTO BIT(3)
271-
272269/* Formula for getting the baudrate settings is following:
273270 * 2^12 * (2^20 / (f_PCLK / desired_baudrate)) where f_PCLK is a frequency that
274271 * drives the UARTE.
@@ -1549,17 +1546,6 @@ static void endrx_isr(const struct device *dev)
15491546 unsigned int key = irq_lock ();
15501547
15511548 if (async_rx -> buf ) {
1552-
1553- #if CONFIG_UART_NRFX_UARTE_SPURIOUS_RXTO_WORKAROUND
1554- /* Check for spurious RXTO event. */
1555- const struct uarte_nrfx_config * config = dev -> config ;
1556-
1557- if ((config -> flags & UARTE_CFG_FLAG_SPURIOUS_RXTO ) &&
1558- nrf_uarte_event_check (uarte , NRF_UARTE_EVENT_RXTO )) {
1559- nrf_uarte_event_clear (uarte , NRF_UARTE_EVENT_RXTO );
1560- }
1561- #endif
1562-
15631549 /* Check is based on assumption that ISR handler handles
15641550 * ENDRX before RXSTARTED so if short was set on time, RXSTARTED
15651551 * event will be set.
@@ -2581,9 +2567,6 @@ static int uarte_instance_init(const struct device *dev,
25812567 (!IS_ENABLED(CONFIG_HAS_NORDIC_DMM) ? 0 : \
25822568 (UARTE_IS_CACHEABLE(idx) ? \
25832569 UARTE_CFG_FLAG_CACHEABLE : 0)) | \
2584- (IS_ENABLED(CONFIG_UART_NRFX_UARTE_SPURIOUS_RXTO_WORKAROUND) && \
2585- INSTANCE_IS_HIGH_SPEED(_, /*empty*/ , idx , _) ? \
2586- UARTE_CFG_FLAG_SPURIOUS_RXTO : 0) | \
25872570 USE_LOW_POWER(idx), \
25882571 UARTE_DISABLE_RX_INIT(UARTE(idx)), \
25892572 .poll_out_byte = &uarte##idx##_poll_out_byte, \
0 commit comments