Skip to content

Commit ef5ebf0

Browse files
committed
[nrf fromlist] drivers: timer: nrf_grtc_timer: Optimize to reduce register access
Speed up execution of the interrupt handler and sys_clock_set_timeout(). Sys_clock_set_timeout() can be called in two scenarios: from previous timeout expiration handler or freely. If the former case fast path can be used since CC value in the GRTC register just expired and it can be used as a reference for CCADD setting. This is only a single register write so it's much faster. In the latter a longer procedure is applied which also happens in two variants. If value which is set in CC is further in the future (e.g. K_FOREVER was set before) then CC can be safely overwritten with a new value without a risk of triggering unexpected COMPARE event. If value in CC is earlier than the new CC value (if earlier timeout was aborted) then there is a risk of COMPARE event happening while it is being overwritten. That case requires long and safer procedure of setting CC. Update hal_nordic with changes in the nrfx_grtc driver which are needed for nrf_grtc_timer changes. Upstream PR #: 87944 Signed-off-by: Krzysztof Chruściński <[email protected]>
1 parent 59275b9 commit ef5ebf0

File tree

2 files changed

+57
-22
lines changed

2 files changed

+57
-22
lines changed

drivers/timer/nrf_grtc_timer.c

Lines changed: 56 additions & 21 deletions
Original file line numberDiff line numberDiff line change
@@ -49,13 +49,17 @@
4949
#define COUNTER_SPAN (GRTC_SYSCOUNTERL_VALUE_Msk | ((uint64_t)GRTC_SYSCOUNTERH_VALUE_Msk << 32))
5050
#define MAX_ABS_TICKS (COUNTER_SPAN / CYC_PER_TICK)
5151

52-
#define MAX_TICKS \
53-
(((COUNTER_SPAN / CYC_PER_TICK) > INT_MAX) ? INT_MAX : (COUNTER_SPAN / CYC_PER_TICK))
54-
55-
#define MAX_CYCLES (MAX_TICKS * CYC_PER_TICK)
52+
/* To allow use of CCADD we need to limit max cycles to 31 bits. */
53+
#define MAX_CYCLES BIT_MASK(31)
54+
#define MAX_TICKS (MAX_CYCLES / CYC_PER_TICK)
5655

5756
#define LFCLK_FREQUENCY_HZ DT_PROP(LFCLK_NODE, clock_frequency)
5857

58+
/* Threshold used to determine if there is a risk of unexpected GRTC COMPARE event coming
59+
* from previous CC value.
60+
*/
61+
#define LATENCY_THR_TICKS 200
62+
5963
#if defined(CONFIG_TEST)
6064
const int32_t z_sys_timer_irq_for_test = DT_IRQN(GRTC_NODE);
6165
#endif
@@ -64,6 +68,9 @@ static void sys_clock_timeout_handler(int32_t id, uint64_t cc_val, void *p_conte
6468

6569
static struct k_spinlock lock;
6670
static uint64_t last_count; /* Time (SYSCOUNTER value) @last sys_clock_announce() */
71+
static uint32_t last_elapsed;
72+
static uint64_t cc_value; /* Value that is expected to be in CC register. */
73+
static uint64_t expired_cc; /* Value that is expected to be in CC register. */
6774
static atomic_t int_mask;
6875
static uint8_t ext_channels_allocated;
6976
static nrfx_grtc_channel_t system_clock_channel_data = {
@@ -145,17 +152,13 @@ static void compare_int_unlock(int32_t chan, bool key)
145152
static void sys_clock_timeout_handler(int32_t id, uint64_t cc_val, void *p_context)
146153
{
147154
ARG_UNUSED(id);
155+
ARG_UNUSED(cc_val);
148156
ARG_UNUSED(p_context);
149-
uint64_t dticks;
150-
uint64_t now = counter();
151-
152-
if (unlikely(now < cc_val)) {
153-
return;
154-
}
157+
uint32_t dticks;
155158

156159
dticks = counter_sub(cc_val, last_count) / CYC_PER_TICK;
157-
158-
last_count += dticks * CYC_PER_TICK;
160+
last_count += (dticks * CYC_PER_TICK);
161+
expired_cc = cc_val;
159162

160163
if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
161164
/* protection is not needed because we are in the GRTC interrupt
@@ -164,6 +167,7 @@ static void sys_clock_timeout_handler(int32_t id, uint64_t cc_val, void *p_conte
164167
system_timeout_set_abs(last_count + CYC_PER_TICK);
165168
}
166169

170+
last_elapsed = 0;
167171
sys_clock_announce((int32_t)dticks);
168172
}
169173

@@ -428,6 +432,7 @@ uint32_t sys_clock_cycle_get_32(void)
428432
uint32_t ret = (uint32_t)counter();
429433

430434
k_spin_unlock(&lock, key);
435+
431436
return ret;
432437
}
433438

@@ -446,7 +451,9 @@ uint32_t sys_clock_elapsed(void)
446451
return 0;
447452
}
448453

449-
return (uint32_t)(counter_sub(counter(), last_count) / CYC_PER_TICK);
454+
last_elapsed = (uint32_t)counter_sub(counter(), last_count);
455+
456+
return last_elapsed / CYC_PER_TICK;
450457
}
451458

452459
static int sys_clock_driver_init(void)
@@ -485,6 +492,9 @@ static int sys_clock_driver_init(void)
485492
}
486493
#endif /* CONFIG_NRF_GRTC_START_SYSCOUNTER */
487494

495+
nrfx_grtc_channel_callback_set(system_clock_channel_data.channel,
496+
sys_clock_timeout_handler, NULL);
497+
488498
int_mask = NRFX_GRTC_CONFIG_ALLOWED_CC_CHANNELS_MASK;
489499
if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
490500
system_timeout_set_relative(CYC_PER_TICK);
@@ -539,22 +549,47 @@ void sys_clock_set_timeout(int32_t ticks, bool idle)
539549
{
540550
ARG_UNUSED(idle);
541551

552+
if (ticks == 0) {
553+
return;
554+
}
555+
542556
if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
543557
return;
544558
}
545559

546-
ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : MIN(MAX_TICKS, MAX(ticks, 0));
560+
uint32_t cyc;
561+
uint32_t ch = system_clock_channel_data.channel;
547562

548-
uint64_t delta_time = ticks * CYC_PER_TICK;
563+
if ((uint32_t)ticks > MAX_TICKS) {
564+
cyc = MAX_CYCLES;
565+
} else {
566+
cyc = ticks * CYC_PER_TICK;
567+
}
549568

550-
uint64_t target_time = counter() + delta_time;
569+
if (cc_value == expired_cc) {
570+
cc_value += cyc;
571+
nrfx_grtc_syscounter_cc_rel_set(ch, cyc, NRFX_GRTC_CC_RELATIVE_COMPARE);
572+
} else {
573+
bool safe_setting = false;
574+
int64_t prev_cc_val = cc_value;
551575

552-
/* Rounded down target_time to the tick boundary
553-
* (but not less than one tick after the last)
554-
*/
555-
target_time = MAX((target_time - last_count)/CYC_PER_TICK, 1)*CYC_PER_TICK + last_count;
576+
cc_value = last_count + last_elapsed + cyc;
556577

557-
system_timeout_set_abs(target_time);
578+
/* In case of timeout abort it may happen that CC is being set to a value
579+
* that later than previous CC. If previous CC value is not far in the
580+
* future, there is a risk that COMPARE event will be triggered for that
581+
* previous CC value. If there is such risk safe procedure must be applied
582+
* which is more time consuming but ensures that there will be no spurious
583+
* event.
584+
*/
585+
if (prev_cc_val < cc_value) {
586+
int64_t now = last_count + last_elapsed;
587+
588+
safe_setting = (prev_cc_val - now) < LATENCY_THR_TICKS;
589+
}
590+
591+
nrfx_grtc_syscounter_cc_abs_set(ch, cc_value, safe_setting);
592+
}
558593
}
559594

560595
#if defined(CONFIG_NRF_GRTC_TIMER_APP_DEFINED_INIT)

west.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -198,7 +198,7 @@ manifest:
198198
groups:
199199
- hal
200200
- name: hal_nordic
201-
revision: 243c6708278364516c6ca1dcccc00c5f721095fa
201+
revision: pull/288/head
202202
path: modules/hal/nordic
203203
groups:
204204
- hal

0 commit comments

Comments
 (0)