Skip to content

Commit 56efb0c

Browse files
Update README.md
Sent from my iPhone
1 parent d5967b5 commit 56efb0c

File tree

1 file changed

+33
-35
lines changed

1 file changed

+33
-35
lines changed

README.md

Lines changed: 33 additions & 35 deletions
Original file line numberDiff line numberDiff line change
@@ -6,8 +6,6 @@ RISC-V processor in Mindustry logic. Requires Mindustry build 149+.
66

77
## Architecture
88

9-
Extensions: `rv32ima_Zicsr_Zicntr_Zihintpause`
10-
119
Memory consists of three sections. Two are directly accessible by code: ROM (rx) and RAM (rw). The third section is an instruction cache, which takes up 4x as much space as the executable portion of memory. The instruction cache is updated at reset and whenever an instruction writes to RAM.
1210

1311
Code begins executing at address `0x4`. Address `0x0` must contain the size of the `.text` section (ie. `__etext`) to tell the processor how much data to decode from ROM; alternatively, it can be `0` to decode the entire ROM.
@@ -104,39 +102,6 @@ Returns 1 if the id was successfully looked up, or 0 if the lookup returned null
104102
| topLeft | 7 |
105103
| topRight | 8 |
106104

107-
## Building
108-
109-
### Dev containers
110-
111-
- Open this folder with Dev Containers in VSCode.
112-
- Set up the Python environment: `uv sync`
113-
- Build everything: `make`
114-
115-
### Assembly
116-
117-
Assumes Ubuntu WSL on Windows.
118-
119-
- Install `uv`, `gcc-riscv64-unknown-elf`, and `binutils-riscv64-unknown-elf`.
120-
- Set up the Python environment:
121-
- `uv venv .venv-wsl`
122-
- `source .venv-wsl/bin/activate`
123-
- `uv sync --active`
124-
- Build all source files in `asm/`: `make asm`
125-
126-
### Rust
127-
128-
Assumes Powershell on Windows.
129-
130-
- Install `uv`, Rust, and `cargo-binutils`.
131-
- Set up the Python environment:
132-
- `uv sync`
133-
- `.venv\Scripts\activate.ps1`
134-
- Build all Rust projects in `rust/`: `make rust`
135-
136-
## Attribution
137-
138-
- SortKB: https://github.com/BasedUser/mPC
139-
140105
## riscv-arch-test
141106

142107
mlogv32 currently passes all compliance tests for the `RV32IMA` ISA.
@@ -200,3 +165,36 @@ TEST NAME
200165
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S : - : Passed
201166
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S : - : Passed
202167
```
168+
169+
## Building
170+
171+
### Dev containers
172+
173+
- Open this folder with Dev Containers in VSCode.
174+
- Set up the Python environment: `uv sync`
175+
- Build everything: `make`
176+
177+
### Assembly
178+
179+
Assumes Ubuntu WSL on Windows.
180+
181+
- Install `uv`, `gcc-riscv64-unknown-elf`, and `binutils-riscv64-unknown-elf`.
182+
- Set up the Python environment:
183+
- `uv venv .venv-wsl`
184+
- `source .venv-wsl/bin/activate`
185+
- `uv sync --active`
186+
- Build all source files in `asm/`: `make asm`
187+
188+
### Rust
189+
190+
Assumes Powershell on Windows.
191+
192+
- Install `uv`, Rust, and `cargo-binutils`.
193+
- Set up the Python environment:
194+
- `uv sync`
195+
- `.venv\Scripts\activate.ps1`
196+
- Build all Rust projects in `rust/`: `make rust`
197+
198+
## Attribution
199+
200+
- SortKB: https://github.com/BasedUser/mPC

0 commit comments

Comments
 (0)