Skip to content

Commit 5bf5a91

Browse files
Update README.md
1 parent 09da64f commit 5bf5a91

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

README.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -39,6 +39,7 @@ Addresses `0xf0000010` and `0xf0000030` contain emulated UART 16550 peripherals
3939
- Configurable FIFO capacity (up to 254 bytes) for TX and RX, stored as a variable in the CONFIG processor.
4040
- Theoretical maximum transfer rate of 121920 bits/sec (254 bytes/tick).
4141
- Line Status Register flags: Transmitter Empty, THR Empty, Overrun Error, Data Ready.
42+
- FIFO Control Register flags: Enable FIFOs (0 is ignored), Reset RX/TX FIFO
4243

4344
The UART registers have a stride of 4 bytes to simplify some internal logic.
4445

0 commit comments

Comments
 (0)