Skip to content

Commit ead1d87

Browse files
committed
Add test results for RV32IMAUZicsr_Zifencei
1 parent 1a01fce commit ead1d87

File tree

1 file changed

+76
-61
lines changed

1 file changed

+76
-61
lines changed

README.md

Lines changed: 76 additions & 61 deletions
Original file line numberDiff line numberDiff line change
@@ -132,67 +132,82 @@ Returns 1 if the id was successfully looked up, or 0 if the lookup returned null
132132

133133
## riscv-arch-test
134134

135-
mlogv32 currently passes all compliance tests for the `RV32IMA` ISA.
136-
137-
```
138-
TEST NAME : COMMIT ID : STATUS
139-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoadd.w-01.S : - : Passed
140-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoand.w-01.S : - : Passed
141-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomax.w-01.S : - : Passed
142-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomaxu.w-01.S : - : Passed
143-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomin.w-01.S : - : Passed
144-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amominu.w-01.S : - : Passed
145-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoor.w-01.S : - : Passed
146-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoswap.w-01.S : - : Passed
147-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoxor.w-01.S : - : Passed
148-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S : - : Passed
149-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S : - : Passed
150-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S : - : Passed
151-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S : - : Passed
152-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S : - : Passed
153-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S : - : Passed
154-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S : - : Passed
155-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S : - : Passed
156-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S : - : Passed
157-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S : - : Passed
158-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S : - : Passed
159-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S : - : Passed
160-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S : - : Passed
161-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S : - : Passed
162-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S : - : Passed
163-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S : - : Passed
164-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S : - : Passed
165-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S : - : Passed
166-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S : - : Passed
167-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S : - : Passed
168-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S : - : Passed
169-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S : - : Passed
170-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S : - : Passed
171-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S : - : Passed
172-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S : - : Passed
173-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S : - : Passed
174-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S : - : Passed
175-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S : - : Passed
176-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S : - : Passed
177-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S : - : Passed
178-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S : - : Passed
179-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S : - : Passed
180-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S : - : Passed
181-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S : - : Passed
182-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S : - : Passed
183-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S : - : Passed
184-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S : - : Passed
185-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S : - : Passed
186-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S : - : Passed
187-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S : - : Passed
188-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S : - : Passed
189-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S : - : Passed
190-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S : - : Passed
191-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S : - : Passed
192-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S : - : Passed
193-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S : - : Passed
194-
/workspaces/mlogv32/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S : - : Passed
195-
```
135+
mlogv32 currently passes all compliance tests for the `RV32IMAUZicsr_Zifencei` ISA.
136+
137+
| TEST NAME | COMMIT ID | STATUS |
138+
| -------------------------------------------------------------------------- | --------- | ------ |
139+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoadd.w-01.S | - | Passed |
140+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoand.w-01.S | - | Passed |
141+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomax.w-01.S | - | Passed |
142+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomaxu.w-01.S | - | Passed |
143+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomin.w-01.S | - | Passed |
144+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amominu.w-01.S | - | Passed |
145+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoor.w-01.S | - | Passed |
146+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoswap.w-01.S | - | Passed |
147+
| riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoxor.w-01.S | - | Passed |
148+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S | - | Passed |
149+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S | - | Passed |
150+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S | - | Passed |
151+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S | - | Passed |
152+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S | - | Passed |
153+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S | - | Passed |
154+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S | - | Passed |
155+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S | - | Passed |
156+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S | - | Passed |
157+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S | - | Passed |
158+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S | - | Passed |
159+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S | - | Passed |
160+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S | - | Passed |
161+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S | - | Passed |
162+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S | - | Passed |
163+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S | - | Passed |
164+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S | - | Passed |
165+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S | - | Passed |
166+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S | - | Passed |
167+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S | - | Passed |
168+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S | - | Passed |
169+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S | - | Passed |
170+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S | - | Passed |
171+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S | - | Passed |
172+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S | - | Passed |
173+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S | - | Passed |
174+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S | - | Passed |
175+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S | - | Passed |
176+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S | - | Passed |
177+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S | - | Passed |
178+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S | - | Passed |
179+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S | - | Passed |
180+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S | - | Passed |
181+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S | - | Passed |
182+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S | - | Passed |
183+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S | - | Passed |
184+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S | - | Passed |
185+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S | - | Passed |
186+
| riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S | - | Passed |
187+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S | - | Passed |
188+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S | - | Passed |
189+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S | - | Passed |
190+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S | - | Passed |
191+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S | - | Passed |
192+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S | - | Passed |
193+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S | - | Passed |
194+
| riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S | - | Passed |
195+
| riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S | - | Passed |
196+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S | - | Passed |
197+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S | - | Passed |
198+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S | - | Passed |
199+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S | - | Passed |
200+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S | - | Passed |
201+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S | - | Passed |
202+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S | - | Passed |
203+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S | - | Passed |
204+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S | - | Passed |
205+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S | - | Passed |
206+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S | - | Passed |
207+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S | - | Passed |
208+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S | - | Passed |
209+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S | - | Passed |
210+
| riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S | - | Passed |
196211

197212
## Building
198213

0 commit comments

Comments
 (0)