File tree Expand file tree Collapse file tree 1 file changed +5
-5
lines changed
DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/db/src/db_utils Expand file tree Collapse file tree 1 file changed +5
-5
lines changed Original file line number Diff line number Diff line change @@ -272,9 +272,9 @@ class Preloader {
272
272
// preloaded_data_: registers for storing the preloaded data
273
273
// data_in_flight_: data in flight
274
274
// valids_in_flight_: load decisions in flight
275
- T preloaded_data_[sz_preload];
276
- T data_in_flight_[ld_dist];
277
- bool valids_in_flight_[ld_dist];
275
+ [[intel::fpga_register]] T preloaded_data_[sz_preload];
276
+ [[intel::fpga_register]] T data_in_flight_[ld_dist];
277
+ [[intel::fpga_register]] bool valids_in_flight_[ld_dist];
278
278
279
279
// preload_count_ stores the address where to insert the next item in
280
280
// preloaded_data_.
@@ -312,12 +312,12 @@ class Preloader {
312
312
313
313
// Computation of each index of preloaded_data_ == preload_count_, precomputed
314
314
// in advance of EnqueueFront to remove compare from the critical path
315
- bool preload_count_equal_indices_[sz_preload];
315
+ [[intel::fpga_register]] bool preload_count_equal_indices_[sz_preload];
316
316
317
317
// Computation of each index of preloaded_data_ == preload_count_dec_,
318
318
// precomputed in advance of EnqueueFront to remove compare from the critical
319
319
// path
320
- bool preload_count_dec_equal_indices_[sz_preload];
320
+ [[intel::fpga_register]] bool preload_count_dec_equal_indices_[sz_preload];
321
321
322
322
bool CheckEmpty () { return empty_counter_ < 0 ; }
323
323
You can’t perform that action at this time.
0 commit comments