Skip to content

Commit eda8f63

Browse files
committed
tests/linux: add a RaptorLake hybrid test
6 big HT cores, with private L2. 8 small non-HT cores, with L2 shared by 4. Signed-off-by: Brice Goglin <[email protected]>
1 parent f0dc8fa commit eda8f63

File tree

4 files changed

+99
-0
lines changed

4 files changed

+99
-0
lines changed
Lines changed: 91 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,91 @@
1+
Machine (P#0 total=31GiB DMIProductName="HP EliteBook 840 14 inch G10 Notebook PC" DMIProductVersion= DMIBoardVendor=HP DMIBoardName=8B41 DMIBoardVersion="KBC Version 51.32.00" DMIBoardAssetTag= DMIChassisVendor=HP DMIChassisType=10 DMIChassisVersion= DMIChassisAssetTag= DMIBIOSVendor=HP DMIBIOSVersion="V70 Ver. 01.02.03" DMIBIOSDate=09/13/2023 DMISysVendor=HP)
2+
Package L#0 (P#0 total=31GiB CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=186 CPUModel="13th Gen Intel(R) Core(TM) i7-1370P" CPUStepping=2)
3+
NUMANode L#0 (P#0 local=31GiB total=31GiB)
4+
L3Cache L#0 (P#0 size=24MiB linesize=64 ways=12)
5+
L2Cache L#0 (P#0 size=1280KiB linesize=64 ways=10)
6+
L1dCache L#0 (P#0 size=48KiB linesize=64 ways=12)
7+
L1iCache L#0 (P#0 size=32KiB linesize=64 ways=8)
8+
Core L#0 (P#0)
9+
PU L#0 (P#0)
10+
PU L#1 (P#1)
11+
L2Cache L#1 (P#1 size=1280KiB linesize=64 ways=10)
12+
L1dCache L#1 (P#4 size=48KiB linesize=64 ways=12)
13+
L1iCache L#1 (P#4 size=32KiB linesize=64 ways=8)
14+
Core L#1 (P#4)
15+
PU L#2 (P#2)
16+
PU L#3 (P#3)
17+
L2Cache L#2 (P#2 size=1280KiB linesize=64 ways=10)
18+
L1dCache L#2 (P#8 size=48KiB linesize=64 ways=12)
19+
L1iCache L#2 (P#8 size=32KiB linesize=64 ways=8)
20+
Core L#2 (P#8)
21+
PU L#4 (P#4)
22+
PU L#5 (P#5)
23+
L2Cache L#3 (P#3 size=1280KiB linesize=64 ways=10)
24+
L1dCache L#3 (P#12 size=48KiB linesize=64 ways=12)
25+
L1iCache L#3 (P#12 size=32KiB linesize=64 ways=8)
26+
Core L#3 (P#12)
27+
PU L#6 (P#6)
28+
PU L#7 (P#7)
29+
L2Cache L#4 (P#4 size=1280KiB linesize=64 ways=10)
30+
L1dCache L#4 (P#16 size=48KiB linesize=64 ways=12)
31+
L1iCache L#4 (P#16 size=32KiB linesize=64 ways=8)
32+
Core L#4 (P#16)
33+
PU L#8 (P#8)
34+
PU L#9 (P#9)
35+
L2Cache L#5 (P#5 size=1280KiB linesize=64 ways=10)
36+
L1dCache L#5 (P#20 size=48KiB linesize=64 ways=12)
37+
L1iCache L#5 (P#20 size=32KiB linesize=64 ways=8)
38+
Core L#5 (P#20)
39+
PU L#10 (P#10)
40+
PU L#11 (P#11)
41+
L2Cache L#6 (P#6 size=2048KiB linesize=64 ways=16)
42+
L1dCache L#6 (P#24 size=32KiB linesize=64 ways=8)
43+
L1iCache L#6 (P#24 size=64KiB linesize=64 ways=8)
44+
Core L#6 (P#24)
45+
PU L#12 (P#12)
46+
L1dCache L#7 (P#25 size=32KiB linesize=64 ways=8)
47+
L1iCache L#7 (P#25 size=64KiB linesize=64 ways=8)
48+
Core L#7 (P#25)
49+
PU L#13 (P#13)
50+
L1dCache L#8 (P#26 size=32KiB linesize=64 ways=8)
51+
L1iCache L#8 (P#26 size=64KiB linesize=64 ways=8)
52+
Core L#8 (P#26)
53+
PU L#14 (P#14)
54+
L1dCache L#9 (P#27 size=32KiB linesize=64 ways=8)
55+
L1iCache L#9 (P#27 size=64KiB linesize=64 ways=8)
56+
Core L#9 (P#27)
57+
PU L#15 (P#15)
58+
L2Cache L#7 (P#7 size=2048KiB linesize=64 ways=16)
59+
L1dCache L#10 (P#28 size=32KiB linesize=64 ways=8)
60+
L1iCache L#10 (P#28 size=64KiB linesize=64 ways=8)
61+
Core L#10 (P#28)
62+
PU L#16 (P#16)
63+
L1dCache L#11 (P#29 size=32KiB linesize=64 ways=8)
64+
L1iCache L#11 (P#29 size=64KiB linesize=64 ways=8)
65+
Core L#11 (P#29)
66+
PU L#17 (P#17)
67+
L1dCache L#12 (P#30 size=32KiB linesize=64 ways=8)
68+
L1iCache L#12 (P#30 size=64KiB linesize=64 ways=8)
69+
Core L#12 (P#30)
70+
PU L#18 (P#18)
71+
L1dCache L#13 (P#31 size=32KiB linesize=64 ways=8)
72+
L1iCache L#13 (P#31 size=64KiB linesize=64 ways=8)
73+
Core L#13 (P#31)
74+
PU L#19 (P#19)
75+
depth 0: 1 Machine (type #0)
76+
depth 1: 1 Package (type #1)
77+
depth 2: 1 L3Cache (type #6)
78+
depth 3: 8 L2Cache (type #5)
79+
depth 4: 14 L1dCache (type #4)
80+
depth 5: 14 L1iCache (type #9)
81+
depth 6: 14 Core (type #2)
82+
depth 7: 20 PU (type #3)
83+
Special depth -3: 1 NUMANode (type #13)
84+
CPU kind #0 efficiency 0 cpuset 0x000ff000
85+
FrequencyMaxMHz = 3900
86+
FrequencyBaseMHz = 1400
87+
CPU kind #1 efficiency 1 cpuset 0x00000fff
88+
FrequencyMaxMHz = 5000
89+
FrequencyBaseMHz = 1900
90+
Topology infos: Backend=Linux OSName=Linux OSRelease=6.1.0-13-amd64 OSVersion="#1 SMP PREEMPT_DYNAMIC Debian 6.1.55-1 (2023-09-29)" HostName=vesubie Architecture=x86_64
91+
Topology not from this system
Binary file not shown.
Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
# raptorlake Core i7-1370P with 6 HT P-cores and 8 non-HT E-cores
2+
# hybrid CPUkinds
3+
# TurboBoost Max 3.0 causes different max freqs on big cores
4+
source: 20em64t-hybrid-1p6c2t+2ca4co1t.tar.bz2
5+
target: 20em64t-hybrid-1p6c2t+2ca4co1t.console

tests/hwloc/linux/Makefile.am

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -34,6 +34,7 @@ sysfs_tests = \
3434
16em64t-4s2ca2c-cpusetreorder-merge.test \
3535
16em64t-4s2ca2c-cpusetreorder.test \
3636
16ia64-8n2s.test \
37+
20em64t-hybrid-1p6c2t+2ca4co1t.test \
3738
20s390-2g6s4c.test \
3839
32amd64-4s2n4c-cgroup2.test \
3940
32em64t-2n8c+dax+nvme+mic+dimms.test \
@@ -82,6 +83,7 @@ sysfs_tarballs = \
8283
16em64t-4s2c2t.tar.bz2 \
8384
16em64t-4s2ca2c-cpusetreorder.tar.bz2 \
8485
16ia64-8n2s.tar.bz2 \
86+
20em64t-hybrid-1p6c2t+2ca4co1t.tar.bz2 \
8587
20s390-2g6s4c.tar.bz2 \
8688
32amd64-4s2n4c-cgroup2.tar.bz2 \
8789
32em64t-2n8c+dax+nvme+mic+dimms.tar.bz2 \
@@ -128,6 +130,7 @@ sysfs_console_outputs = \
128130
16em64t-4s2ca2c-cpusetreorder.console \
129131
16em64t-4s2ca2c-cpusetreorder-merge.console \
130132
16ia64-8n2s.console \
133+
20em64t-hybrid-1p6c2t+2ca4co1t.console \
131134
20s390-2g6s4c.console \
132135
32intel64-2p8co2t+8ve.console \
133136
40intel64-4n10c+pci-conflicts.console \

0 commit comments

Comments
 (0)