You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: docs/source/user_guide/FPGA_index.rst
+67-10Lines changed: 67 additions & 10 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -2,6 +2,7 @@
2
2
FPGA Input
3
3
=============
4
4
5
+
This section will document FPGA input for Rapid Power Estimator.
5
6
6
7
To begin inputting FPGA information, the user must have an RTL design that they would like to run on an FPGA platform. For users who have used other FPGA vendors' EDA tools, they can directly enter the FPGA input using their estimated FPGA utilization.
7
8
@@ -14,24 +15,42 @@ The clocking section is located on the top left of the FPGA input section.
Selecting the clocking section will display an empty table, click the "Add" button above the table to fill out clock information.
18
+
Selecting the clocking section will display an empty table at the botton of the screen, click the "+Add" button above the table to fill out clock information.
Select the clock source using the source dropdown, then provide a description (optional) and name for the clock. Enter the clock frequency and lastly it's state. Repeat the following steps for each clock used in the RTL design.
22
+
1. Select the clock source using the source dropdown menu
23
+
2. Provide a description *(optional)*
24
+
3. Enter the Port/Signal name of the clock, *Note: Clock info will be required by all RPE sections, naming should be done clearly to be able to select the correct clocks.*
25
+
4. Enter the clock frequency
26
+
#. For **Boot Clock** & **RC Oscillator** sources refer to your device's datasheet and enter frequencies accordingly.
27
+
5. Select the Clock State - default is **active**
28
+
#. Active for regular clock signals
29
+
#. Gated for unused not actively toggling or gated off signals
22
30
23
-
FLE - Functional Logic Element
31
+
Repeat the steps above for each clock used in the RTL design.
32
+
33
+
FLE - Fabric Logic Element
24
34
###############################
25
35
26
36
The FLE section is located on the top right of the FPGA input section.
Enter the no. of LUTs & flip-flops, then select the main clock from the clock dropdown. Lastly enter toggle rate, glitch factor and clock enable rate.
44
+
1. Enter the name of your RTL module from your project's hierarchial view. *Note: You can leave this blank if you are providing FLE info for the entire design at once.*
45
+
2. Enter the no. of LUTs
46
+
3. Enter the no. of flip-flops
47
+
4. Click on the clock dropdown, select the main clock responsible for running the design.
48
+
5. Enter toggle rate - Industry standard default is **12.5%**
49
+
6. Select glitch factor - default is **typical**
50
+
#. Typical - Default option, for standard designs.
51
+
#. High - For designs with high switching activity or complex logic.
52
+
#. Very High - For high performance designs with high-frequency logic or heavy use of pipelining.
53
+
7. Enter clock enable rate - Inudustry standard default is **50.0%**
35
54
36
55
BRAM - Block Randon Access Memory
37
56
##################################
@@ -46,9 +65,15 @@ Selecting the BRAM section displays an empty table, click the "Add" button above
Ener the no. of DSP multipliers used, select the DSP's mode, enter channel width for all inputs, select a clock, then select the pipeline type and enter toggle rate.
89
+
1. Provide a name to label the DSP function within the hierarchy (optional)
90
+
2. Enter the no. of DSP multipliers
91
+
3. Select the DSP's mode from the dropdown menu
92
+
4. Enter channel width for DSP inputs, *Note: The DSP Block is 20x18*
93
+
#. Input-A width must be between **1 & 20**
94
+
#. Input-B width must be between **1 & 18**
95
+
5. Select a clock to drive the DSP
96
+
6. Select the pipeline type
97
+
7. Enter toggle rate - Industry standard default is **12.5%**
65
98
66
99
IO - Input/Output
67
100
##################
@@ -76,5 +109,29 @@ Selecting the IO section displays an empty table, click the "Add" button above t
Enter I/O port name, bus width, select clock, enter duty cycle, select IO direction & standard, drive strength (current in Amperes), slew rate, differential termination, pullup/pulldown resistors, data type, enter input enable rate, output enable rate, select synchronization & enter toggle rate
112
+
1. Provide an IO port name
113
+
2. Enter the IO's bus width
114
+
3. Select main RTL clock to drive the IO
115
+
4. Enter duty cycle - Inudustry standard default is **50.0%**
116
+
5. Select IO direction
117
+
#. Input
118
+
#. Output
119
+
#. Open-Drain
120
+
#. Bi-Directional
121
+
6. Select IO standard - **LVCMOS 1.8v (HR)** as default
122
+
7. Select drive strength - current the output buffer can supply to drive a signal through the connected load
123
+
8. Select slew rate - how quickly the output signal transitions between logic levels
124
+
#. Fast - for high-speed signals
125
+
#. Slow - for lower power designs
126
+
9. Turn differential termination on/off - **off** as default
127
+
10. Select pullup/pulldown resistors - **None** as default
128
+
11. Select data type - default is **SDR**
129
+
#. SDR (Single Data Rate)
130
+
#. DDR (Double Data Rate)
131
+
#. Clock
132
+
#. Asynchronus
133
+
12. Enter input enable rate - default is **50%** for inputs
134
+
13. Enter output enable rate - default is **50%** for outputs
135
+
14. select synchronization option - default is **none** for signals that are already clocked and don't cross domains
136
+
15. Enter toggle rate - Industry standard default is **12.5%**
For each channel, select a source & destination, typically a peripheral will be connected to a memory or vice-versa. Then select the active state, read/write rate & toggle rate.
0 commit comments