File tree Expand file tree Collapse file tree 6 files changed +92
-7
lines changed Expand file tree Collapse file tree 6 files changed +92
-7
lines changed Original file line number Diff line number Diff line change 1+ =============
2+ FPGA Input
3+ =============
4+
5+ This section will document FPGA input for Rapid Power Estimator.
6+
7+ Clocking
8+ #########
9+
10+ .. image :: figures/FPGA-figures-clocking-input_clock_info.JPG
11+ :width: 300px
12+ :align: center
13+ :height: 350px
14+ :alt: Setup Diagram
15+
16+ .. image :: FPGA/figures/clocking-input_clock_info.JPG
17+ :alt: Setup Diagram
18+ :align: center
19+
20+ FLE - Functional Logic Element
21+ ###############################
22+
23+ BRAM - Block Randon Access Memory
24+ ##################################
25+
26+ DSP - Digital Signal Processor
27+ ###############################
28+
29+ IO - Input/Output
30+ ##################
Original file line number Diff line number Diff line change 1+ =============
2+ SoC Input
3+ =============
4+
5+ This section will document SoC input for Rapid Power Estimator.
6+
7+ Peripherals
8+ ###########
9+
10+ BCPU - Boot Central Processing Unit
11+ #######################################
12+
13+ Connectivity
14+ ############
15+
16+ Memory
17+ ########
18+
19+ ACPU - Application Central Processing Unit
20+ ###########################################
21+
22+ DMA - Direct Memory Access
23+ ###########################
Original file line number Diff line number Diff line change @@ -7,10 +7,8 @@ User Guide
77 :maxdepth: 2
88 :caption: Table of Contents
99
10- introduction
11- setup
12- FPGA
13- SoC
14- peripherals
15- memory
16- results
10+ introduction_index
11+ setup_index
12+ FPGA_index
13+ SoC_index
14+ results_index
Original file line number Diff line number Diff line change 1+ ====================
2+ Introduction to RPE
3+ ====================
4+
5+ This section will document the Introduction of Rapid Power Estimator.
6+
Original file line number Diff line number Diff line change 1+ ====================
2+ Analyzing Results
3+ ====================
4+
5+ This section will document the results on Rapid Power Estimator.
6+
7+ FPGA Complex & Core Power
8+ #########################
9+
10+ Processing Complex (SoC) Power
11+ ##############################
12+
13+ Overall Typical & Worst Case Power
14+ ##################################
Original file line number Diff line number Diff line change 1+ ==========================
2+ Setting up an RPE Project
3+ ==========================
4+
5+ This section will document how to setup a project on Rapid Power Estimator.
6+
7+ Launching RPE
8+ ##############
9+
10+ Project Creation
11+ #################
12+
13+ Device Selection
14+ #################
You can’t perform that action at this time.
0 commit comments