We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9ac2538 commit fc117f3Copy full SHA for fc117f3
design_edit/src/rs_design_edit.cc
@@ -815,7 +815,7 @@ struct DesignEditRapidSilicon : public ScriptPass {
815
string module_name = remove_backslashes(cell->type.str());
816
if (std::find(primitives.begin(), primitives.end(), module_name) !=
817
primitives.end()) {
818
- //EDA-3010: output primitives cal also have danlging output wire
+ //EDA-3010: output primitives can also have danlging output wire
819
//bool is_out_prim = (module_name.substr(0, 2) == "O_") ? true : false;
820
//if (is_out_prim) continue;
821
// Upgrading dangling outs of input primtives to output ports
0 commit comments