We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2a754d6 commit fdb7bceCopy full SHA for fdb7bce
target/riscv/cpu.c
@@ -1587,6 +1587,10 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = {
1587
/* Defaults for standard extensions */
1588
MULTI_EXT_CFG_BOOL("sscofpmf", ext_sscofpmf, false),
1589
MULTI_EXT_CFG_BOOL("smcntrpmf", ext_smcntrpmf, false),
1590
+ MULTI_EXT_CFG_BOOL("smcsrind", ext_smcsrind, false),
1591
+ MULTI_EXT_CFG_BOOL("smcdeleg", ext_smcdeleg, false),
1592
+ MULTI_EXT_CFG_BOOL("sscsrind", ext_sscsrind, false),
1593
+ MULTI_EXT_CFG_BOOL("ssccfg", ext_ssccfg, false),
1594
MULTI_EXT_CFG_BOOL("zifencei", ext_zifencei, true),
1595
MULTI_EXT_CFG_BOOL("zicfilp", ext_zicfilp, false),
1596
MULTI_EXT_CFG_BOOL("zicfiss", ext_zicfiss, false),
0 commit comments