1
1
diff --git a/src/rp2_common/pico_runtime/runtime.c b/src/rp2_common/pico_runtime/runtime.c
2
- index f9018d0..ae8c479 100644
2
+ index 144ace1..52bb6c9 100644
3
3
--- a/src/rp2_common/pico_runtime/runtime.c
4
4
+++ b/src/rp2_common/pico_runtime/runtime.c
5
5
@@ -20,6 +20,7 @@
@@ -58,19 +58,19 @@ index f9018d0..ae8c479 100644
58
58
// (basically anything in aeabi that uses bootrom)
59
59
60
60
diff --git a/src/rp2_common/pico_standard_link/crt0.S b/src/rp2_common/pico_standard_link/crt0.S
61
- index d061108..e48d870 100644
61
+ index 7d29f76..799ce19 100644
62
62
--- a/src/rp2_common/pico_standard_link/crt0.S
63
63
+++ b/src/rp2_common/pico_standard_link/crt0.S
64
- @@ -10,6 +10,8 @@
64
+ @@ -11,6 +11,8 @@
65
+ #include "hardware/regs/addressmap.h"
65
66
#include "hardware/regs/sio.h"
66
- #include "pico/asm_helper.S"
67
67
#include "pico/binary_info/defs.h"
68
68
+ #include "hardware/regs/resets.h"
69
69
+ #include "hardware/regs/rosc.h"
70
70
71
71
#ifdef NDEBUG
72
72
#ifndef COLLAPSE_IRQS
73
- @@ -226 ,6 +228 ,23 @@ _reset_handler:
73
+ @@ -225 ,6 +227 ,23 @@ _reset_handler:
74
74
cmp r0, #0
75
75
bne hold_non_core0_in_bootrom
76
76
@@ -94,7 +94,7 @@ index d061108..e48d870 100644
94
94
// In a NO_FLASH binary, don't perform .data copy, since it's loaded
95
95
// in-place by the SRAM load. Still need to clear .bss
96
96
#if !PICO_NO_FLASH
97
- @@ -252 ,6 +271 ,10 @@ bss_fill_test:
97
+ @@ -251 ,6 +270 ,10 @@ bss_fill_test:
98
98
cmp r1, r2
99
99
bne bss_fill_loop
100
100
@@ -105,7 +105,7 @@ index d061108..e48d870 100644
105
105
platform_entry: // symbol for stack traces
106
106
// Use 32-bit jumps, in case these symbols are moved out of branch range
107
107
// (e.g. if main is in SRAM and crt0 in flash)
108
- @@ -311 ,6 +334,19 @@ data_cpy_table:
108
+ @@ -310 ,6 +333,18 @@ data_cpy_table:
109
109
runtime_init:
110
110
bx lr
111
111
@@ -120,13 +120,12 @@ index d061108..e48d870 100644
120
120
+ .thumb_func
121
121
+ runtime_reset_peripherals:
122
122
+ bx lr
123
- +
124
123
+
125
124
// ----------------------------------------------------------------------------
126
125
// If core 1 somehow gets into crt0 due to a spectacular VTOR mishap, we need to
127
126
// catch it and send back to the sleep-and-launch code in the bootrom. Shouldn't
128
- @@ -335 ,3 +371 ,9 @@ hold_non_core0_in_bootrom:
129
- .align 2
127
+ @@ -350 ,3 +385 ,9 @@ spacer_section .heap
128
+ .p2align 2
130
129
.equ HeapSize, PICO_HEAP_SIZE
131
130
.space HeapSize
132
131
+
@@ -135,4 +134,3 @@ index d061108..e48d870 100644
135
134
+ .align 4
136
135
+ runtime_wakeup_gpio_state:
137
136
+ .word 0x00000000
138
- \ No newline at end of file
0 commit comments