Skip to content
This repository was archived by the owner on Jan 9, 2026. It is now read-only.

Commit a7c1c67

Browse files
committed
verilator
1 parent 4fd953d commit a7c1c67

File tree

1 file changed

+8
-0
lines changed

1 file changed

+8
-0
lines changed

SBUILD_LIST.json

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1977,6 +1977,14 @@
19771977
"ghcr_pkg": "ghcr.io/pkgforge/pkgcache/uro/archive/sharun/pypi",
19781978
"build_script": "https://raw.githubusercontent.com/pkgforge/soarpkgs/refs/heads/main/packages/uro/archive.sharun.pypi.yaml"
19791979
},
1980+
{
1981+
"_disabled": false,
1982+
"rebuild": false,
1983+
"pkg_family": "verilator",
1984+
"description": "Verilog/SystemVerilog simulator",
1985+
"ghcr_pkg": "ghcr.io/pkgforge/pkgcache/verilator/appimage/ppkg/stable",
1986+
"build_script": "https://raw.githubusercontent.com/pkgforge/soarpkgs/refs/heads/main/packages/verilator/appimage.ppkg.stable.yaml"
1987+
},
19801988
{
19811989
"_disabled": false,
19821990
"rebuild": false,

0 commit comments

Comments
 (0)