Skip to content

Commit 94e40c4

Browse files
authored
Fix for mono mode for DAC Continuous/DMA Mode (idf5) (#1981)
OK, I see: you are right! The frequency is indeed wrong...
1 parent d6e4d8f commit 94e40c4

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/AudioTools/CoreAudio/AudioAnalog/AnalogDriverESP32V1.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -437,7 +437,7 @@ class AnalogDriverESP32V1 : public AnalogDriverBase {
437437
.freq_hz = (uint32_t)cfg.sample_rate,
438438
.offset = 0,
439439
.clk_src = cfg.use_apll ? DAC_DIGI_CLK_SRC_APLL : DAC_DIGI_CLK_SRC_DEFAULT, // Using APLL as clock source to get a wider frequency range
440-
.chan_mode = DAC_CHANNEL_MODE_ALTER,
440+
.chan_mode = cfg.channels == 1 ? DAC_CHANNEL_MODE_SIMUL : DAC_CHANNEL_MODE_ALTER,
441441
};
442442
// Allocate continuous channels
443443
if (dac_continuous_new_channels(&cont_cfg, &dac_handle) != ESP_OK) {

src/AudioTools/CoreAudio/AudioAnalog/AnalogDriverESP32V2.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -277,7 +277,7 @@ class AnalogDriverESP32V1 : public AnalogDriverBase {
277277
.freq_hz = (uint32_t)cfg.sample_rate,
278278
.offset = 0,
279279
.clk_src = cfg.use_apll ? DAC_DIGI_CLK_SRC_APLL : DAC_DIGI_CLK_SRC_DEFAULT, // Using APLL as clock source to get a wider frequency range
280-
.chan_mode = DAC_CHANNEL_MODE_ALTER,
280+
.chan_mode = cfg.channels == 1 ? DAC_CHANNEL_MODE_SIMUL : DAC_CHANNEL_MODE_ALTER,
281281
};
282282
// Allocate continuous channels
283283
if (dac_continuous_new_channels(&cont_cfg, &dac_handle) != ESP_OK) {

0 commit comments

Comments
 (0)