Skip to content

Commit b2532bf

Browse files
committed
[ci] Create traces of the simv tests
1 parent 54414a7 commit b2532bf

File tree

2 files changed

+5
-2
lines changed

2 files changed

+5
-2
lines changed

.gitlab-ci.yml

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -160,12 +160,15 @@ riscv_tests_simv:
160160
stage: simulate
161161
script:
162162
- git submodule update --init --recursive -- apps/riscv-tests
163-
- make -C hardware riscv_tests_simv
163+
- make -C hardware -j4 riscv_tests_simv
164164
needs: ["tc-gcc", "compile_riscv_tests", "compile_ara"]
165165
dependencies:
166166
- tc-gcc
167167
- compile_riscv_tests
168168
- compile_ara
169+
artifacts:
170+
paths:
171+
- hardware/build/*.trace
169172

170173
riscv_tests_spike:
171174
stage: simulate

hardware/Makefile

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -171,7 +171,7 @@ simv:
171171
riscv_tests_simv: $(tests)
172172

173173
$(tests): rv%: $(app_path)/rv%
174-
$(veril_library)/V$(veril_top) -l ram,$<,elf
174+
$(veril_library)/V$(veril_top) -l ram,$<,elf &> $(buildpath)/$@.trace
175175

176176
# DPIs
177177
.PHONY: dpi

0 commit comments

Comments
 (0)