Skip to content

Commit 1a364b6

Browse files
author
Andrea Belano
committed
Change bender command from update to checkout
1 parent 03213b4 commit 1a364b6

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

target/sim/verilator/verilator.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,7 @@ hw-clean:
2323
rm -rf $(VerilatorAbsObjDir) $(VerilatorCompileScript) $(VerilatorWaves) $(VerilatorDir)/transcript
2424

2525
hw-script:
26-
$(Bender) update
26+
$(Bender) checkout
2727
$(Bender) script $(target) \
2828
$(common_targs) $(common_defs) \
2929
$(sim_targs) \

target/sim/vsim/vsim.mk

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -35,7 +35,7 @@ hw-clean:
3535
rm -rf $(VsimCompileScript) $(VsimDir)/transcript $(VsimDir)/modelsim.ini $(VsimDir)/*.wlf $(VsimDir)/work
3636

3737
hw-script:
38-
$(Bender) update
38+
$(Bender) checkout
3939
$(Bender) script $(target) \
4040
--vlog-arg="$(CompileFlags)" \
4141
--vcom-arg="-pedanticerrors" \

0 commit comments

Comments
 (0)